clk: renesas: Updates for v5.18

- Add DMA engine (SYS-DMAC) clocks on R-Car S4-8,
   - Add MOST (MediaLB I/F) clocks on R-Car E3 and D3,
   - Add CAN-FD clocks on R-Car V3U,
   - Add support for the new RZ/V2L SoC,
   - Miscellaneous fixes and improvements.
 -----BEGIN PGP SIGNATURE-----
 
 iHUEABYIAB0WIQQ9qaHoIs/1I4cXmEiKwlD9ZEnxcAUCYgZnpQAKCRCKwlD9ZEnx
 cBXAAQDpW9Ivg1vXbO8PIabhJi7vf/eUOpsP79axIx3vTTZcTwD+LJksYo9HgS0y
 JwlNLwR6JvAxA1vgrXMFR4yLHdaOnQY=
 =3jsU
 -----END PGP SIGNATURE-----

Merge tag 'renesas-clk-for-v5.18-tag1' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-drivers into clk-renesas

Pull Renesas clk driver updates from Geert Uytterhoeven:

 - Add DMA engine (SYS-DMAC) clocks on Renesas R-Car S4-8
 - Add MOST (MediaLB I/F) clocks on Renesas R-Car E3 and D3
 - Add CAN-FD clocks on Renesas R-Car V3U
 - Add support for the new Renesas RZ/V2L SoC
 - Miscellaneous fixes and improvements

* tag 'renesas-clk-for-v5.18-tag1' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-drivers:
  clk: renesas: rzg2l-cpg: Add support for RZ/V2L SoC
  dt-bindings: clock: renesas: Document RZ/V2L SoC
  dt-bindings: clock: Add R9A07G054 CPG Clock and Reset Definitions
  clk: renesas: r8a779a0: Add CANFD module clock
  clk: renesas: r9a07g044: Update multiplier and divider values for PLL2/3
  clk: renesas: r8a7799[05]: Add MLP clocks
  clk: renesas: r8a779f0: Add SYS-DMAC clocks
This commit is contained in:
Stephen Boyd 2022-02-17 11:58:37 -08:00
commit 80a6359f1c
11 changed files with 492 additions and 197 deletions