x86, cacheinfo: Add cache index disable sysfs attrs only to L3 caches

Browse source

The cache_disable_[01] attribute in

/sys/devices/system/cpu/cpu?/cache/index[0-3]/

is enabled on all cache levels although only L3 supports it. Add it only
to the cache level that actually supports it.

Signed-off-by: Borislav Petkov <borislav.petkov@amd.com>
LKML-Reference: <1264172467-25155-5-git-send-email-bp@amd64.org>
Signed-off-by: H. Peter Anvin <hpa@zytor.com>

...

This commit is contained in:

Borislav Petkov 2010-01-22 16:01:06 +01:00 • committed by H. Peter Anvin

parent dcf39daf3d

commit 897de50e08

1 changed files with 26 additions and 9 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

35

arch/x86/kernel/cpu/intel_cacheinfo.c

View file