x86, k8-gart: Decouple handling of garts and northbridges

Browse source

So far we only provide num_k8_northbridges. This is required in
different areas (e.g. L3 cache index disable, GART). But not all AMD
CPUs provide a GART. Thus it is useful to split off the GART handling
from the generic caching of AMD northbridge misc devices.

Signed-off-by: Andreas Herrmann <andreas.herrmann3@amd.com>
LKML-Reference: <20100917160254.GC4958@loge.amd.com>
Signed-off-by: H. Peter Anvin <hpa@linux.intel.com>

...

This commit is contained in:

Andreas Herrmann 2010-09-17 18:02:54 +02:00 • committed by H. Peter Anvin

parent 3518dd14ca

commit 900f9ac9f1

6 changed files with 82 additions and 49 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

13

arch/x86/include/asm/k8.h

View file

4

arch/x86/kernel/cpu/intel_cacheinfo.c

View file

52

arch/x86/kernel/k8.c

View file

27

arch/x86/kernel/pci-gart_64.c

View file

33

drivers/char/agp/amd64-agp.c

View file

2

drivers/edac/amd64_edac.c

View file