Renesas RZ/G2L DT Binding Definitions Update

Browse source

Missing definition for the P0_DIV2 core clock on the Renesas RZ/G2L
 (R9A07G044) SoC, shared by driver and DT source files.
 -----BEGIN PGP SIGNATURE-----
 
 iHUEABYIAB0WIQQ9qaHoIs/1I4cXmEiKwlD9ZEnxcAUCYP6nCwAKCRCKwlD9ZEnx
 cBBYAQChmXlc7NoSf/fVy85x+9fA2VhbO0JxkwuK1qJD1JkusAEAq2GrHxxIba1H
 NtMckRLKIAE3vJa25OQdK+T9Hasw9wY=
 =mbnD
 -----END PGP SIGNATURE-----

Merge tag 'renesas-r9a07g044-dt-binding-defs-tag2' into renesas-clk-for-v5.15

Renesas RZ/G2L DT Binding Definitions Update

Missing definition for the P0_DIV2 core clock on the Renesas RZ/G2L
(R9A07G044) SoC, shared by driver and DT source files.

...

This commit is contained in:

Geert Uytterhoeven 2021-07-26 14:14:50 +02:00

parent 1b87d5bba3 0b256c403d

commit 9800190881

1 changed files with 1 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

1

include/dt-bindings/clock/r9a07g044-cpg.h

View file