dt-bindings:drm/bridge:anx7625:add vendor define

Browse source

Add 'bus-type' and 'data-lanes' define for port0. Add DP tx lane0,
lane1 swing register setting array, and audio enable flag.

The device which cannot pass DP tx PHY CTS caused by long PCB trace or
embedded MUX, adjusting ANX7625 PHY parameters can pass the CTS test. The
adjusting type include Pre-emphasis, Vp-p, Rterm(Resistor Termination)
and Rsel(Driven Strength). Each lane has maximum 20 registers for
these settings.

Signed-off-by: Xin Ji <xji@analogixsemi.com>
Reviewed-by: Rob Herring <robh@kernel.org>
Signed-off-by: Robert Foss <robert.foss@linaro.org>
Link: https://patchwork.freedesktop.org/patch/msgid/20211104033444.2634397-1-xji@analogixsemi.com

...

This commit is contained in:

Xin Ji 2021-11-04 11:34:44 +08:00 • committed by Robert Foss

parent 16e101051f

commit a43661e7e8

No known key found for this signature in database

GPG key ID: 3EFD900F76D1D784

1 changed files with 63 additions and 2 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

65

Documentation/devicetree/bindings/display/bridge/analogix,anx7625.yaml

View file