clk: renesas: Updates for v6.20

- Add Expanded Serial Peripheral Interface (xSPI) clocks and resets on
     RZ/T21H and RZ/N2H,
   - Add DMAC, interrupt controller (ICU), SPI, and thermal (TSU) clocks
     and resets on RZ/V2N,
   - Add more serial (RSCI) clocks and resets on RZ/V2H and RZ/V2N,
   - Miscellaneous fixes and improvements.
 -----BEGIN PGP SIGNATURE-----
 
 iHUEABYKAB0WIQQ9qaHoIs/1I4cXmEiKwlD9ZEnxcAUCaVvHlwAKCRCKwlD9ZEnx
 cDfNAQCNVKU/tZxIrARwt+o8na9dIkdfhTGHKUesAn7disuCeQEAog8ivHl185Zc
 ynq/rooajvRUurcSFYPDZIBKtCaDhgw=
 =IDC6
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQJIBAABCAAyFiEE9L57QeeUxqYDyoaDrQKIl8bklSUFAmlpozoUHHN3Ym95ZEBj
 aHJvbWl1bS5vcmcACgkQrQKIl8bklSVxNg/+JshjGd+tzD/GovuLfDHog2l7Kdm0
 gyp2hoOx1WCVTiWIoEXyyOQ6lzP/mmtIcVwzuZGB/FkCCTzjHhx/2iIwprEf+f+w
 ayL09NKX1WtJV1YcqwJpmUCvdkL93PGQVMRMDDbXnOaBpKOoQkoxHJFhcgI6CjM+
 hFRV7wEgyOrzM0D8yYCWEiLUWQmVjYY3Ge8Bhc8LGntAoGP6Wi2d1AFmbllUX3GT
 i1sfo5hvWamIuWKNomfunTA/PUnwEDjEOsMYyjeCI4RK7Jw4ZXXSmiWkj+SNSGDo
 6ikZ8qw9LH4yIXX0r61uVJb93ZbNR6lQn8hFWbexmkQdxYNnlGSUzcImB5a599DW
 AkgxQZ2vuwpkuboh0xuGOvrcN4DLsmW/XDIINo5/KHAM3l33D2sjLOs514w9OuR+
 Aa9YBauuylTISMFhsfu9hvZc98LSuiDdIIuwn2oNIsPpWxK2C9fgQAw7r1zdJQqE
 /uwQeZhcr8X3xR5InKja4sA0nug3M0MmxNxC7SeWllYnZFjqA2stR/qSF1qvhlow
 EOndEVr6lhmNidyr5lxn680tq5kTCpeNZ+miHCHeMLS6TAx+FzIwts8Xj7p0DQm7
 BLQb98x7oNLvkTgGats7zvqxy/R84jbPul1321Ggs0KLKEOsc0CPpH36Ggs5XJgi
 JC8vT+9+47TNVdA=
 =H68T
 -----END PGP SIGNATURE-----

Merge tag 'renesas-clk-for-v6.20-tag1' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-drivers into clk-renesas

Pull Renesas clk driver updates from Geert Uytterhoeven:

 - Add Expanded Serial Peripheral Interface (xSPI) clocks and resets on
   Renesas RZ/T21H and RZ/N2H
 - Add DMAC, interrupt controller (ICU), SPI, and thermal (TSU) clocks
   and resets on Renesas RZ/V2N
 - Add more serial (RSCI) clocks and resets on Renesas RZ/V2H and RZ/V2N

* tag 'renesas-clk-for-v6.20-tag1' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-drivers:
  clk: renesas: r9a09g056: Add clock and reset entries for TSU
  clk: renesas: r9a09g057: Add entries for RSCIs
  clk: renesas: r9a09g056: Add entries for RSCIs
  clk: renesas: r9a09g056: Add entries for the RSPIs
  clk: renesas: r9a09g056: Add entries for ICU
  clk: renesas: r9a09g056: Add entries for the DMACs
  clk: renesas: r9a09g077: Propagate rate changes through mux parents
  clk: renesas: r9a09g077: Add xSPI core and module clocks
  clk: renesas: rzg2l: Select correct div round macro
  clk: renesas: rzg2l: Fix intin variable size
  dt-bindings: clock: renesas,r9a09g077/87: Add XSPI0/1 IDs
This commit is contained in:
Stephen Boyd 2026-01-15 18:31:49 -08:00
commit a46a9cd19b
6 changed files with 502 additions and 7 deletions