drm/i915: Use a different PLL timing search function on G4X.

Browse source

This improves the PLL timings according to the suggestion of the hardware
engineers.  This results in some outputs being able to sync that weren't
able to before.

This is part of fixing fd.o bug #17508.

Signed-off-by: Ma Ling <ling.ma@intel.com>
[anholt: cleaned up a couple of redundant comments]
Signed-off-by: Eric Anholt <eric@anholt.net>

...

This commit is contained in:

Ma Ling 2009-03-18 20:13:27 +08:00 • committed by Eric Anholt

parent 044c7c415a

commit d490609321

1 changed files with 88 additions and 12 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

100

drivers/gpu/drm/i915/intel_display.c

View file