clk: sunxi: Add Allwinner A20/A31 GMAC clock unit

Browse source

The Allwinner A20/A31 clock module controls the transmit clock source
and interface type of the GMAC ethernet controller. Model this as
a single clock for GMAC drivers to use.

Signed-off-by: Chen-Yu Tsai <wens@csie.org>
Acked-by: Maxime Ripard <maxime.ripard@free-electrons.com>
Signed-off-by: Emilio López <emilio@elopez.com.ar>

...

This commit is contained in:

Chen-Yu Tsai 2014-02-10 18:35:47 +08:00 • committed by Emilio López

parent 92ef67c53a

commit e4c6d6c11b

2 changed files with 126 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

30

Documentation/devicetree/bindings/clock/sunxi.txt

View file

96

drivers/clk/sunxi/clk-sunxi.c

View file