Commit graph

933,395 commits

Author SHA1 Message Date
Arnd Bergmann
01407153cf ARM64: DT: Hisilicon SoCs DT updates for 5.9
- Refactor hi6220-hikey dts to use phandles for overriding nodes
 - Align UART node name to fix dtschema validator warnings for hi6220
 - Add basic usb gadget support on hikey960
 - Update adv7533 nodes to meet with the binding for hikey and hikey960
 -----BEGIN PGP SIGNATURE-----
 Version: GnuPG v1
 
 iQIcBAABAgAGBQJfFk9pAAoJEAvIV27ZiWZcclYP/2OyRU1WLQr624IzkTunqshF
 tgySbXVFC8v7sfUGHV5o4AbTVx27rWkQZXDac3yCiHuUDYzoK3kJtYAQf/3pm8yW
 7M5t4GiwmFm0iK5IX3h3jpzz6RdyDT+wG1fbSq/9zvJ8hjfjm4wIO6GG4Cor8nxw
 jmE42W7FYkzWkHBzevt46wURbiJvCL17f3eySKCl9wzokhCbJ1jYkt/55kq4Fl9Z
 2TuqJ0L4ptviOBzNGACPyymHoXVZHX4kvuPCk3quJlcc/ZUjvCn/8XCg+JliLUVb
 JZnkNIu/Hc2MbJclVBUnrofEIkd3nqoW6Vm+pmRCyY0oGuE17QHed8MJ49YHI/jB
 bum2PEQwPw+ScIfK7kwx5esh+hUc7eVgf9Rm5woPyZIg9recYPvxWGp9GjzBCWZP
 KTQQh2HgZhdGkAc58l+ODfSiQzZa8c042Q4jT+XtRUlrAWW2OxyI/lafvz9E4XEb
 JMz1lg3gZKjfZ9Z4IhdsCv4wIMWidnMK4cLFIGLjISSipx5ojDjUDLYpIQ0tA8TP
 qufZVhQCHCm8wHjxajgteCRuYs9Hbw8dMgG9J/bCvkpGy4aYLlx7W9tQ506scCJM
 pSZKSF3vktbZ5A3wpE70rD/mPcMFSI9d9JIueHO7dORfzBucuFHU3K3BTLkpEym7
 1OVZ9BINHqiF2ZL3tvIN
 =GARv
 -----END PGP SIGNATURE-----

Merge tag 'hisi-arm64-dt-for-5.9' of git://github.com/hisilicon/linux-hisi into arm/dt

ARM64: DT: Hisilicon SoCs DT updates for 5.9

- Refactor hi6220-hikey dts to use phandles for overriding nodes
- Align UART node name to fix dtschema validator warnings for hi6220
- Add basic usb gadget support on hikey960
- Update adv7533 nodes to meet with the binding for hikey and hikey960

* tag 'hisi-arm64-dt-for-5.9' of git://github.com/hisilicon/linux-hisi:
  arm64: dts: hisilicon: hikey: fixes to comply with adi, adv7533 DT binding
  dts: hi3660: Add support for basic usb gadget on Hikey960
  arm64: dts: hisilicon: Align UART nodename with dtschema
  arm64: dts: hisilicon: Use phandles for overriding nodes in hi6220

Link: https://lore.kernel.org/r/5F165E8E.3030503@hisilicon.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2020-07-22 21:53:43 +02:00
Arnd Bergmann
6ce448eeef ARM: DT: Hisilicon ARM32 SoCs updates for v5.9
- Update L2 cache controller nodes to fix dtschema validator warnings
   for hi3620 and hix5hd2
 -----BEGIN PGP SIGNATURE-----
 Version: GnuPG v1
 
 iQIcBAABAgAGBQJfFlEiAAoJEAvIV27ZiWZcjGEP/jUIJx/LgaSCqT+UpMJ5FaWc
 37MGsD9VI0A/KCq8WCXDEQOY4tbLIce3T4GYzx3OMjESrfVBQVTAV0N4vd96QjY6
 z+PjH+7p0wPpEQo7Q31d+YNO3UrN1GZlMIbbyGp5gOZvIFbVdDWzjr4NO/CaU8AP
 8wjuBc3TWrUTR2p/jQbVEidNz+GxabFD0js2bgr55nu6cOeAZTZyvH9od/7/n6Fc
 9NCH1ossSkQ6bZylrg61/atrNpJDJ23IDbp1TccOpJr+BDFi38MgQn4kY1bXFoEl
 nGuXVJZDNgxGR6rpLoH2GH/CtQHya3ebwN3GN3/Z9DoOXG0a7m0ak2jugmJCCgrb
 4t9oV7yf0gyX6NZcEckDfti+SPj7nafpjmjl7W5cBXt4qJiI+uJphoFH6v9gftSZ
 g91OkcYm/TlUF65ZeShuVRbIJu6hXCEUAb4bhrLXsegyvQGyyuNCl89g4E5Kcuue
 tDaQSwoIJoKmkY2JUnr0XBBgX4Z91xtaCc7ReeDIi8QZyuJXXfCOJTfuxdsy+lT8
 /KNsLWe15yQkFGmVzc7NpXei0W+WRRUMOW4cljXLxgXWm0v6rrvEPt0DpMI4jrE8
 JT56eyla+b5HHwEo/C/8sg4sqcDK+mnS4dvzPSHcNqowmfmocu0bQy/RbZz0VkMd
 qSeMY0CF9gkmKOJztKcu
 =hL+Q
 -----END PGP SIGNATURE-----

Merge tag 'hisi-arm32-dt-for-5.9' of git://github.com/hisilicon/linux-hisi into arm/dt

ARM: DT: Hisilicon ARM32 SoCs updates for v5.9

- Update L2 cache controller nodes to fix dtschema validator warnings
  for hi3620 and hix5hd2

* tag 'hisi-arm32-dt-for-5.9' of git://github.com/hisilicon/linux-hisi:
  ARM: dts: hisilicon: Align L2 cache-controller nodename with dtschema

Link: https://lore.kernel.org/r/5F165FA1.2030301@hisilicon.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2020-07-22 21:51:57 +02:00
Arnd Bergmann
4828f45708 Our usual number of patches to improve the Allwinner Device Tree
support, including:
   - CPUFreq / Thermal throttling support for the H5
   - Touchscreen support for the Pinephone
   - New boards: PinePhone v1.2
 -----BEGIN PGP SIGNATURE-----
 
 iHUEABYIAB0WIQRcEzekXsqa64kGDp7j7w1vZxhRxQUCXxWlZAAKCRDj7w1vZxhR
 xft/AQCaR2CkyOVyK32yPUX0ZF2nS+LYzalJIUpOuLhy37GQVwEA+vlQTa7fKdtW
 4IX58peBkRD8FwTszrwR/tImDPd8Rwg=
 =z8pA
 -----END PGP SIGNATURE-----

Merge tag 'sunxi-dt-for-5.9-1' of git://git.kernel.org/pub/scm/linux/kernel/git/sunxi/linux into arm/dt

Our usual number of patches to improve the Allwinner Device Tree
support, including:
  - CPUFreq / Thermal throttling support for the H5
  - Touchscreen support for the Pinephone
  - New boards: PinePhone v1.2

* tag 'sunxi-dt-for-5.9-1' of git://git.kernel.org/pub/scm/linux/kernel/git/sunxi/linux:
  arm64: dts: allwinner: h5: bananapi-m2-plus-v1.2: Tie in CPU OPPs
  arm64: dts: allwinner: h5: libretech-all-h3-cc: Tie in CPU OPPs
  arm64: dts: allwinner: h5: Add CPU Operating Performance Points table
  arm64: dts: allwinner: h5: Add trip and cooling maps to CPU thermal zones
  arm64: dts: allwinner: h5: Add clock to CPU cores
  ARM: dts: sunxi: bananapi-m2-plus-v1.2: Fix CPU supply voltages
  ARM: dts: sunxi: bananapi-m2-plus-v1.2: Add regulator supply to all CPU cores
  ARM: dts: sunxi: libretech-all-h3-cc: Add regulator supply to all CPU cores
  arm64: dts: sun50i-pinephone: dldo4 must not be >= 1.8V
  arm64: dts: allwinner: Add support for PinePhone revision 1.2
  dt-bindings: arm: sunxi: Add PinePhone 1.2 bindings
  arm64: dts: sun50i-a64-pinephone: Add touchscreen support
  arm64: dts: sun50i-a64-pinephone: Enable LCD support on PinePhone
  ARM: dts: orange-pi-zero-plus2: add leds configuration
  ARM: dts: orange-pi-zero-plus2: enable USB OTG port

Link: https://lore.kernel.org/r/fa48ffcb-3404-41bb-b065-a16717cf5688.lettre@localhost
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2020-07-22 21:50:35 +02:00
Arnd Bergmann
262fc784d8 Versatile DTS changes for the v5.9 kernel cycle, essentially
just a single patch fixing up the node names for schema.
 -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCAAdFiEElDRnuGcz/wPCXQWMQRCzN7AZXXMFAl8VmEkACgkQQRCzN7AZ
 XXO7uhAAsfr1+/YaaPZHxjFa29DUoEiXy7cPW8MC0OkQbmh+nBJY+evvYyrW8p80
 FxduQIUqeGBh6HetswPGF3/4ZkEkorVwoR+8iJD9rERh6skEDlbnCzbWU9Jdeu0V
 09EXcU3XBNLu+S0xVoCBFz8DKoFvv3oi7e/5+3kJyUKXlQo3o5g05/5C9ihzu/B7
 g8nACYVr5Wa41Y+GgLxlNRPfJy5jMERvqcvy5vpbk7xyzONps53u0nahtAF5/BHz
 XHomPlyuJsZWX+VnW7xxPhh66sng8YD4kFZV110lGYFzCXizMYPG1L0vGIO4tX/P
 EPNkgwCdNmHvXAqqC5yRJ8UGNFl/GVf0kgeFy/hJlgCigbue2C0rzGYtkDCxQktp
 mCmRnJQ8za8Dz9FkYbxZZ46TQzxXulIle2AqOnj0gh/sgUYVUvGpIcuyDO15W4v5
 rPfEYx6hiPra5r3ITUDZt1kQKKAV5CPw1Q/0+kmVCbeehZNz2kftFNnErBGPdVZe
 jZk9eU6Sh/rt+WbginVEOj2SNzdSFp77G9ciPeMU5GsJrdXK/yHTppPPtAjI01JO
 SUyA0bICsJv0c8m+lqoDh6m1AePx9RWQUzfUOWxKwWF1qAXnd63NFye88fi8Da3x
 WeqNvjptFnRJYHzxtPMvjjcs6CJWFb9qHtTsNTW3ut0GzhEkhlU=
 =xBG2
 -----END PGP SIGNATURE-----

Merge tag 'versatile-for-v5.9' of git://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-integrator into arm/dt

Versatile DTS changes for the v5.9 kernel cycle, essentially
just a single patch fixing up the node names for schema.

* tag 'versatile-for-v5.9' of git://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-integrator:
  ARM: dts: arm-realview: Align L2 cache-controller nodename with dtschema

Link: https://lore.kernel.org/r/CACRpkdbkM9ZmuG2FnBmO7upcJfnqq2oSLDCFDXC5b3K+dtps9Q@mail.gmail.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2020-07-22 21:49:58 +02:00
Arnd Bergmann
3b796abd30 i.MX arm64 device tree update for 5.9:
- Update i.MX8M OCOTP device node name to match .yaml schema.
 - Add ftm_alarm0 device support for layerscape SoCs.
 - Add DSPI controller support for lx2160a device.
 - A series from Peng Fan to add aliases for various devices on i.MX8
   SoCs.
 - Add Hantro G1/G2 VPU device support for imx8mq.
 - Add more thermal zone support for ls1028a, ls1043a and ls1046a.
 - Other small random changes.
 -----BEGIN PGP SIGNATURE-----
 
 iQFIBAABCgAyFiEEFmJXigPl4LoGSz08UFdYWoewfM4FAl8VVUkUHHNoYXduZ3Vv
 QGtlcm5lbC5vcmcACgkQUFdYWoewfM4J8wf+JD5crdfw+/458BsgX30HBfgd++CG
 RRJxeqx3CkHsPyMAza9wKWPZDASIDQaWIA3CKf2niQyR7jKxAd9JdMw+hBBMoG+I
 4+uMRictK98rODP4bcGlLtUjdoncjCuAoa58tKSAiZ+SAEjlb5UHCXpbKtrPtQuY
 r4v+ODV82U1gIdDaZeOS1L40iQHwGO5/Aq+Ua8UvraoMTgHMW6Il86XlbE3Gk1Ql
 YrqAteG9SJm5cFRbrmmKisA3rLZoYqYYZ1Tb66kDKBrmTTzZTBmHE+5SE7DJwFh5
 c74BHkARhw0lXhpQzcEK9jnR88+ZUqL+qbteVmotB4+54WbFrJEJ4/BejA==
 =sjzz
 -----END PGP SIGNATURE-----

Merge tag 'imx-dt64-5.9' of git://git.kernel.org/pub/scm/linux/kernel/git/shawnguo/linux into arm/dt

i.MX arm64 device tree update for 5.9:

- Update i.MX8M OCOTP device node name to match .yaml schema.
- Add ftm_alarm0 device support for layerscape SoCs.
- Add DSPI controller support for lx2160a device.
- A series from Peng Fan to add aliases for various devices on i.MX8
  SoCs.
- Add Hantro G1/G2 VPU device support for imx8mq.
- Add more thermal zone support for ls1028a, ls1043a and ls1046a.
- Other small random changes.

* tag 'imx-dt64-5.9' of git://git.kernel.org/pub/scm/linux/kernel/git/shawnguo/linux: (26 commits)
  arm64: dts: lx2160a-rdb: fix shunt-resistor value
  arm64: dts: ls1028a-qds: Add DSPI flash nodes
  arm64: dts: lx2160a: Increase configuration space size
  arm64: dts: zii-ultra: update MDIO speed and preamble
  arm64: dts: ls1043a: update USB nodes status to match board config
  arm64: dts: imx8mn-evk: add pca9450 for i.mx8mn-evk board
  arm64: dts: imx8mp: add ddr pmu device node
  arm64: dts: ls1043a: add more thermal zone support
  arm64: dts: ls1046a: add more thermal zone support
  arm64: dts: layerscape: add ftm_alarm0 node
  arm64: dts: ls1028a: Add ftm_alarm0 DT node
  arm64: dts: lx2160a: add ftm_alarm0 DT node
  arm64: dts: lx2160a: add DT node for all DSPI controller
  arm64: dts: lx2160a: add dspi controller DT nodes
  arm64: dts: imx8mp: Add fallback compatible to ocotp node
  arm64: dts: imx8qxp: Add ethernet alias
  arm64: dts: imx8qxp: add i2c aliases
  arm64: dts: imx8qxp: add alias for lsio MU
  arm64: dts: imx8m: add mu node
  arm64: dts: imx8m: change ocotp node name on i.MX8M SoCs
  ...

Link: https://lore.kernel.org/r/20200720085536.24138-4-shawnguo@kernel.org
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2020-07-22 21:48:15 +02:00
Arnd Bergmann
d27895a122 i.MX device tree update for 5.9:
- New board support: Protonic PRTI6Q/WD2/VT7/RVT and MYiR MYS-6ULX SBC.
 - Update IIM, OCOTP and SD/MMC device node name to match .yaml bindings.
 - Make tempmon node as child of anatop node according to hardware
   architecture.
 - The vf610-zii device update: configure fiber port to 1000BaseX, add
   switch watchdog, MDIO speed and preamble.
 - A series from Fabio Estevam to update imx6qdl-sabresd and
   imx6q-tbs2910 for using MDIO node and reset-assert-us.
 - Align L2 cache-controller device node name with .yaml schema.
 - Enable SATA support for imx6qp-sabreauto and imx6qp-sabresd board.
 - A series of patches from Shengjiu Wang to enable various audio
   support on i.MX6 devices.
 - Add Gateworks System Controller support for imx6qdl-gw devices.
 - Change default #pwm-cells setting to <3> in the SoC dtsi files.
 - Other small random changes.
 -----BEGIN PGP SIGNATURE-----
 
 iQFIBAABCgAyFiEEFmJXigPl4LoGSz08UFdYWoewfM4FAl8VVgcUHHNoYXduZ3Vv
 QGtlcm5lbC5vcmcACgkQUFdYWoewfM7azwf+KzAukegArKtAmsbAnYNKYztXXifW
 6Hc3+hv2mfUtsGfHPSUJJ5MhEW52xAbcXnYETUkmoWe1W1zIxrNNWvBUm4nPF5os
 0cO8tjk4cE4CYDnsl8sBSqT55sd3ke61I+j9q0NAQNyX9OlmZ3kfm8yw0yIsxTKp
 /FzoLmOeRzhVKHdZczuJ9Ts4kFyf3XtQrrN1UTbu715KdIbbsrJtXQ74ADBCnjfX
 8RUm3Y5XIaPcF4z2U8reMsbHCF120ENIfGwFRNo/Odx+1OVo1IrDB1+f/SP9ZP0T
 6+iKvfSS4RavzB1tvLdJ2/911t7qtqsneU33kwQKL0wrFZsT4ih42uBfpw==
 =1hHY
 -----END PGP SIGNATURE-----

Merge tag 'imx-dt-5.9' of git://git.kernel.org/pub/scm/linux/kernel/git/shawnguo/linux into arm/dt

i.MX device tree update for 5.9:

- New board support: Protonic PRTI6Q/WD2/VT7/RVT and MYiR MYS-6ULX SBC.
- Update IIM, OCOTP and SD/MMC device node name to match .yaml bindings.
- Make tempmon node as child of anatop node according to hardware
  architecture.
- The vf610-zii device update: configure fiber port to 1000BaseX, add
  switch watchdog, MDIO speed and preamble.
- A series from Fabio Estevam to update imx6qdl-sabresd and
  imx6q-tbs2910 for using MDIO node and reset-assert-us.
- Align L2 cache-controller device node name with .yaml schema.
- Enable SATA support for imx6qp-sabreauto and imx6qp-sabresd board.
- A series of patches from Shengjiu Wang to enable various audio
  support on i.MX6 devices.
- Add Gateworks System Controller support for imx6qdl-gw devices.
- Change default #pwm-cells setting to <3> in the SoC dtsi files.
- Other small random changes.

* tag 'imx-dt-5.9' of git://git.kernel.org/pub/scm/linux/kernel/git/shawnguo/linux: (43 commits)
  ARM: dts: vf610-zii-ssmb-spu3: Add node for switch watchdog
  ARM: dts: vf610-zii-ssmb-dtu: Add no-sdio/no-sd properties
  ARM: dts: imx6q-tbs2910: Pass reset-assert-us
  ARM: dts: imx6q-tbs2910: Add an mdio node
  ARM: dts: imx6qdl-sabresd: Pass reset-assert-us
  ARM: dts: imx6qdl-sabresd: Add an mdio node
  ARM: dts: imx6qdl-gw: add Gateworks System Controller support
  ARM: dts: imx6ull: add MYiR MYS-6ULX SBC
  ARM: dts: vf610-zii-spb4: Add node for switch watchdog
  ARM: dts: colibri-imx6: remove pinctrl-names orphan
  ARM: dts: imx: default to #pwm-cells = <3> in the SoC dtsi files
  ARM: dts: vf610-zii-scu4-aib: Configure fibre ports to 1000BaseX
  ARM: dts: vf610-zii-dev-rev-c: Configure fiber port to 1000BaseX
  ARM: dts: ZII: update MDIO speed and preamble
  ARM: dts: vfxxx: Add node for CAAM
  ARM: dts: imx6qp-sabresd: enable sata
  ARM: dts: imx6qp-sabreauto: enable sata
  ARM: dts: add Protonic RVT board
  ARM: dts: add Protonic VT7 board
  ARM: dts: add Protonic WD2 board
  ...

Link: https://lore.kernel.org/r/20200720085536.24138-3-shawnguo@kernel.org
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2020-07-22 21:46:22 +02:00
Arnd Bergmann
8fc5082aa4 i.MX DT bindings for 5.9:
- Add compatible for Protonic PRTI6Q, WD2, RVT, VT7 boards.
 - Add compatible for MYiR Tech iMX6ULL Evaluation Board
 -----BEGIN PGP SIGNATURE-----
 
 iQFIBAABCgAyFiEEFmJXigPl4LoGSz08UFdYWoewfM4FAl8VQDQUHHNoYXduZ3Vv
 QGtlcm5lbC5vcmcACgkQUFdYWoewfM6RrAgApPveRvYf7CTRwQQ61CNN8TRnV4uJ
 ereWZFJ0CFrsHxmvIIGKQ0nJ7ArIAyDQOdFrFx2VO3Tv0qUL5NQfXtu8Dbqb7zKX
 JH/jfGbboy8hHHVqgH7tUQGOvZKNN7OXJq07m5tSk3pdi225cTQ3rejtn1UnKVbr
 zPJLpLrMQjurKoY6kd16CjD7/rGfpv2qvrTLmvUgGT0LTabPZMvngJLFb1epy2L0
 TsGjuF6DyCwFZEMo7MZ1laBpULt8F1uzpMg7Aig79cMzbOnfyoR1PJeWvRw3t1vm
 b0N69vAbGKL/aqQHFA2+ZYg/mhRXGLtYydK31t+7JQFPCTs1OaOQwcU0QQ==
 =OYqf
 -----END PGP SIGNATURE-----

Merge tag 'imx-bindings-5.9' of git://git.kernel.org/pub/scm/linux/kernel/git/shawnguo/linux into arm/dt

i.MX DT bindings for 5.9:

- Add compatible for Protonic PRTI6Q, WD2, RVT, VT7 boards.
- Add compatible for MYiR Tech iMX6ULL Evaluation Board

* tag 'imx-bindings-5.9' of git://git.kernel.org/pub/scm/linux/kernel/git/shawnguo/linux:
  dt-bindings: arm: fsl: Add MYiR Tech boards
  dt-bindings: arm: fsl: add different Protonic boards

Link: https://lore.kernel.org/r/20200720085536.24138-2-shawnguo@kernel.org
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2020-07-22 21:45:29 +02:00
Arnd Bergmann
36e163eda1 SoCFPGA DTS updates for v5.9
- Populate clock entries for Agilex platform
 - Add "reset-names" to SPI entries
 - Add Maxim max1619 temperature sensor to Arria10 devkit
 -----BEGIN PGP SIGNATURE-----
 
 iQJIBAABCgAyFiEEoHhMeiyk5VmwVMwNGZQEC4GjKPQFAl8TnpAUHGRpbmd1eWVu
 QGtlcm5lbC5vcmcACgkQGZQEC4GjKPQeRg//UY8wBF5jJ9IpAmaY80Szw+u/Fn2B
 /fnAFQGdQirgitYEqg0wfST7vusf/W/g59fYRyDW8T1s/Be09TrXnVmS7Ks/3W/A
 jnAeQkWxyVj+kL62SYdm7D/xbqUgBTMXDpjjtVtt6r5nxzWfNkO82XG0NoPaTl+u
 3J3Bf1zs0g5TfCctjO9hfexT+4F9fDXVQ2M44ym02wp2NNVuzwT9ujoP5u0R7ofa
 LTU+YPOonfXzMKt6zYSfpRyvs+oIadmLt27JxakUhBf+Cd1Fn+5ymbzIAdlWyJ4A
 lpptw4RY51lTd6OejshPyHyQOA+nk/bcmgV9B/TfoCAYZgWBATITUpqEBuxYv00m
 RIOyI4xxm1aw41PssP2g2iiItdi+QrVG+9EA+5xr4f+LDUYMBXJ+c/tkEVZBTm7M
 VCWtAW/uZSeER7qNFq3LnSD7NWn3S+6cBjs/koiXueKPEm12MospQTzxvuvW2XOh
 kDYncEHehDocgI6DyW6eVf9jwskkukZHrjNzaZYZaQ6njx3Yf1HPEPFSlPtb+76i
 qtlUhQhe6J6H2Ow0z6MfyDglSgQvDLsC6MDFPuz+qubbYZvsBZQqZxyb3yZI9MgM
 DCPddQRllfbtRczuyG0AU42tp951Ee9jeJonj2/7U2bRYOhtDOL2l4UW8xBn+S9e
 G408uC0hiFasQKE=
 =poAH
 -----END PGP SIGNATURE-----

Merge tag 'socfpga_dts_update_for_v5.9' of git://git.kernel.org/pub/scm/linux/kernel/git/dinguyen/linux into arm/dt

SoCFPGA DTS updates for v5.9
- Populate clock entries for Agilex platform
- Add "reset-names" to SPI entries
- Add Maxim max1619 temperature sensor to Arria10 devkit

* tag 'socfpga_dts_update_for_v5.9' of git://git.kernel.org/pub/scm/linux/kernel/git/dinguyen/linux:
  ARM: dts: socfpga: add the temperature sensor to the Arria10 devkit
  arm: dts: socfpga: add reset-names to spi node
  arm64: dts: agilex: add nand clocks
  arm64: dts: agilex: populate clock dts entries for Intel SoCFPGA Agilex

Link: https://lore.kernel.org/r/20200719011804.15599-1-dinguyen@kernel.org
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2020-07-22 21:43:24 +02:00
Chen-Yu Tsai
bc6b31c53c
arm64: dts: allwinner: h5: bananapi-m2-plus-v1.2: Tie in CPU OPPs
The Bananapi M2 Plus H5 v1.2 can work with the standard H5 OPPs.
Tie them in to enable CPU frequency scaling.

The original Bananapi M2 Plus H5 is left out for now, as adding
the fixed regulator along with the enable pin seemed to cause some
glitching in Linux.

Signed-off-by: Chen-Yu Tsai <wens@csie.org>
Signed-off-by: Maxime Ripard <maxime@cerno.tech>
Link: https://lore.kernel.org/r/20200717160053.31191-9-wens@kernel.org
2020-07-20 15:32:04 +02:00
Chen-Yu Tsai
c4118403d1
arm64: dts: allwinner: h5: libretech-all-h3-cc: Tie in CPU OPPs
The Libre Computer ALL-H3-CC H5 variant can work with the standard H5
OPPs. Tie them in to enable CPU frequency scaling.

Signed-off-by: Chen-Yu Tsai <wens@csie.org>
Signed-off-by: Maxime Ripard <maxime@cerno.tech>
Link: https://lore.kernel.org/r/20200717160053.31191-8-wens@kernel.org
2020-07-20 15:31:47 +02:00
Chen-Yu Tsai
7240598ba4
arm64: dts: allwinner: h5: Add CPU Operating Performance Points table
Add an OPP (Operating Performance Points) table for the CPU cores for
boards to include to DVFS (Dynamic Voltage & Frequency Scaling) on the
H5. The table originates from Armbian, but the maximum voltage is raised
slightly to account for boards using slightly higher voltages.

The table and tie in to the CPU cores are put in a separate dtsi file
that board files can include to opt in. Or they can define their own
tables if the standard one does not fit.

This has been tested on the Libre Computer ALL-H3-CC-H5 and the Bananapi
M2+ v1.2 H5, both with adequate cooling. The former has a fixed 1.2V
regulator, while the latter has a GPIO controlled regulator switchable
between 1.1V and 1.3V.

Signed-off-by: Chen-Yu Tsai <wens@csie.org>
Signed-off-by: Maxime Ripard <maxime@cerno.tech>
Link: https://lore.kernel.org/r/20200717160053.31191-7-wens@kernel.org
2020-07-20 15:31:15 +02:00
Chen-Yu Tsai
d04f7bc884
arm64: dts: allwinner: h5: Add trip and cooling maps to CPU thermal zones
This enables passive cooling by down-regulating CPU voltage and frequency.
The trip points were copied from the H3.

Signed-off-by: Chen-Yu Tsai <wens@csie.org>
Signed-off-by: Maxime Ripard <maxime@cerno.tech>
Link: https://lore.kernel.org/r/20200717160053.31191-6-wens@kernel.org
2020-07-20 15:30:06 +02:00
Chen-Yu Tsai
5fa21c1354
arm64: dts: allwinner: h5: Add clock to CPU cores
The ARM CPU cores are fed by the CPU clock from the CCU. Add a
reference to the clock for each CPU core, along with the clock
transition latency.

Signed-off-by: Chen-Yu Tsai <wens@csie.org>
Signed-off-by: Maxime Ripard <maxime@cerno.tech>
Link: https://lore.kernel.org/r/20200717160053.31191-5-wens@kernel.org
2020-07-20 15:29:47 +02:00
Chen-Yu Tsai
e4dae01bf0
ARM: dts: sunxi: bananapi-m2-plus-v1.2: Fix CPU supply voltages
The Bananapi M2+ uses a GPIO line to change the effective resistance of
the CPU supply regulator's feedback resistor network. The voltages
described in the device tree were given directly by the vendor. This
turns out to be slightly off compared to the real values.

The updated voltages are based on calculations of the feedback resistor
network, and verified down to three decimal places with a multi-meter.

Fixes: 6eeb4180d4 ("ARM: dts: sunxi: h3-h5: Add Bananapi M2+ v1.2 device trees")
Signed-off-by: Chen-Yu Tsai <wens@csie.org>
Signed-off-by: Maxime Ripard <maxime@cerno.tech>
Link: https://lore.kernel.org/r/20200717160053.31191-4-wens@kernel.org
2020-07-20 15:29:38 +02:00
Chen-Yu Tsai
55b271af76
ARM: dts: sunxi: bananapi-m2-plus-v1.2: Add regulator supply to all CPU cores
The device tree currently only assigns the a supply for the first CPU
core, when in reality the regulator supply is shared by all four cores.
This might cause an issue if the implementation does not realize the
sharing of the supply.

Assign the same regulator supply to the remaining CPU cores to address
this.

Fixes: 6eeb4180d4 ("ARM: dts: sunxi: h3-h5: Add Bananapi M2+ v1.2 device trees")
Signed-off-by: Chen-Yu Tsai <wens@csie.org>
Signed-off-by: Maxime Ripard <maxime@cerno.tech>
Link: https://lore.kernel.org/r/20200717160053.31191-3-wens@kernel.org
2020-07-20 15:28:51 +02:00
Chen-Yu Tsai
82e935721f
ARM: dts: sunxi: libretech-all-h3-cc: Add regulator supply to all CPU cores
The device tree currently only assigns the a supply for the first CPU
core, when in reality the regulator supply is shared by all four cores.
This might cause an issue if the implementation does not realize the
sharing of the supply.

Assign the same regulator supply to the remaining CPU cores to address
this.

Signed-off-by: Chen-Yu Tsai <wens@csie.org>
Signed-off-by: Maxime Ripard <maxime@cerno.tech>
Link: https://lore.kernel.org/r/20200717160053.31191-2-wens@kernel.org
2020-07-20 15:28:31 +02:00
Chris Healy
983467bef4 ARM: dts: vf610-zii-ssmb-spu3: Add node for switch watchdog
Add I2C child node for switch watchdog present on SPU3

Signed-off-by: Chris Healy <cphealy@gmail.com>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
2020-07-20 11:21:05 +08:00
Chris Healy
2b4bd73493 ARM: dts: vf610-zii-ssmb-dtu: Add no-sdio/no-sd properties
esdhc0 is connected to an eMMC, so it is safe to pass the "no-sdio"/"no-sd"
properties.

esdhc1 is wired to a standard SD socket, so pass the "no-sdio" property.

Signed-off-by: Chris Healy <cphealy@gmail.com>
Reviewed-by: Fabio Estevam <festevam@gmail.com>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
2020-07-20 11:17:23 +08:00
Biwen Li
7339115a8b arm64: dts: lx2160a-rdb: fix shunt-resistor value
Fix value of shunt-resistor property.
The LX2160A-RDB has 500 uOhm shunt for
the INA220, not 1000 uOhm. Unless
it will get wrong power consumption(1/2)

Signed-off-by: Biwen Li <biwen.li@nxp.com>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
2020-07-20 10:31:11 +08:00
Fabio Estevam
198cf42cd8 ARM: dts: imx6q-tbs2910: Pass reset-assert-us
According to the AR8035 datasheet:

"When using crystal, the clock is generated internally after power is
stable. For a reliable power on reset, suggest to keep asserting the reset
low long enough (10ms) to ensure the clock is stable and clock-to-reset 1ms
requirement is satisfied."

Pass the 'reset-assert-us' property to describe such requirement.

While at it, use the 'reset-gpios' property inside the the mdio
node instead of the deprecated usage of 'phy-reset-gpios'.

Signed-off-by: Fabio Estevam <festevam@gmail.com>
Reviewed-by: Soeren Moch <smoch@web.de>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
2020-07-20 10:22:12 +08:00
Fabio Estevam
9c852ad98f ARM: dts: imx6q-tbs2910: Add an mdio node
imx6q-tbs2910 has an Atheros AR8035 Ethernet PHY at address 4.

The AR8035 provides a 125MHz clock to the ENET_REF_CLK i.MX6 pin.

Improve the Ethernet representation by adding an mdio node with such
information.

This fixes an Ethernet regression in U-Boot as U-Boot AR803X driver now
expects the 'qca,clk-out-frequency' property to be passed via
device tree.

Signed-off-by: Fabio Estevam <festevam@gmail.com>
Reviewed-by: Soeren Moch <smoch@web.de>
Tested-by: Soeren Moch <smoch@web.de>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
2020-07-20 10:21:38 +08:00
Fabio Estevam
cfe7d1bd11 ARM: dts: imx6qdl-sabresd: Pass reset-assert-us
According to the AR8031 datasheet:

"When using crystal, clock is generated internally after the power is
stable. In order to get reliable power-on-reset, it is recommended to
keep asserting the reset low signal long enough (10 ms) to ensure the
clock is stable and clock-to-reset (1 ms) requirement is satisfied."

Pass the 'reset-assert-us' property to describe such requirement.

While at it, use the 'reset-gpios' property inside the the mdio
node instead of the deprecated usage of 'phy-reset-gpios'.

Signed-off-by: Fabio Estevam <festevam@gmail.com>
Reviewed-by: Soeren Moch <smoch@web.de>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
2020-07-20 10:19:30 +08:00
Fabio Estevam
91ea910809 ARM: dts: imx6qdl-sabresd: Add an mdio node
imx6qdl-sabresd has an Atheros AR8031 Ethernet PHY at address 1.

The AR8031 provides a 125MHz clock to the ENET_REF_CLK i.MX6 pin.

Improve the Ethernet representation by adding an mdio node with such
information.

An advantage of adding the mdio node is that the AR8031 initialization
code in the mx6sabresd board file in U-Boot can totally be removed.

Signed-off-by: Fabio Estevam <festevam@gmail.com>
Reviewed-by: Soeren Moch <smoch@web.de>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
2020-07-20 10:19:08 +08:00
Parthiban Nallathambi
d56567dba0 dt-bindings: arm: fsl: Add MYiR Tech boards
Add entries for MYiR Tech imx6ULL eval boards.

Signed-off-by: Parthiban Nallathambi <parthiban@linumiz.com>
Acked-by: Rob Herring <robh@kernel.org>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
2020-07-20 10:13:09 +08:00
Tim Harvey
64bf0a0af1 ARM: dts: imx6qdl-gw: add Gateworks System Controller support
Add Gateworks System Controller support to Gateworks Ventana boards:
- add dt bindings for GSC mfd driver and hwmon driver for ADC's and
  fan controllers.
- add dt bindings for gpio-keys driver for push-button and interrupt events

Signed-off-by: Tim Harvey <tharvey@gateworks.com>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
2020-07-20 09:47:29 +08:00
Dinh Nguyen
812f550116 ARM: dts: socfpga: add the temperature sensor to the Arria10 devkit
Add the Maxim max1619 temp sensor that is on the Arria10 devkit.

Signed-off-by: Dinh Nguyen <dinguyen@kernel.org>
2020-07-18 20:12:07 -05:00
Dinh Nguyen
0ef91ccdbf arm: dts: socfpga: add reset-names to spi node
Add reset-names = "spi" to spi dts nodes.

Signed-off-by: Dinh Nguyen <dinguyen@kernel.org>
2020-07-18 20:12:07 -05:00
Dinh Nguyen
d4ae4dd346 arm64: dts: agilex: add nand clocks
Add the clock properties for the NAND dts node.

Signed-off-by: Dinh Nguyen <dinguyen@kernel.org>
2020-07-18 20:12:07 -05:00
Dinh Nguyen
48f36de93a arm64: dts: agilex: populate clock dts entries for Intel SoCFPGA Agilex
Add clock dts entries to the Intel SoCFPGA Agilex platform.

Signed-off-by: Dinh Nguyen <dinguyen@kernel.org>
2020-07-18 20:11:57 -05:00
Arnd Bergmann
fb31429fa9 arm64: tegra: Device tree changes for v5.9-rc1
This contains a slew of fixes in preparation for validating device trees
 against json-schema bindings. In addition, this enables the CPU complex
 (for CPU frequency scaling) and GPU on Tegra194.
 -----BEGIN PGP SIGNATURE-----
 
 iQJHBAABCAAxFiEEiOrDCAFJzPfAjcif3SOs138+s6EFAl8RzUcTHHRyZWRpbmdA
 bnZpZGlhLmNvbQAKCRDdI6zXfz6zoWzJD/9dL3IPdQhlxf0hqI5C2OppMoEzahSl
 pqjzD/gIe4dksOq6TMGo0HEHPIb9Qgu0aVRBSk1yavfuKO5P1DC9N1tVKKbsg0pa
 W+AtlePGqlbeTIFiKjCnteMQh0XcFTbfRdCWlAXtJm0A2xmU+Hev1rBcdl7BY/Tu
 z+lbPIRq/6C+0PSUckPOl4zfKaADt/K7V+ipSWUtgoP+K8/hxYtIxKdqpW9ETieF
 555hxsdDmJ9X7vk2nUAoRoslxUcAbmneljkzNXCz/XMvSD6AjjxAY+PWmNmTd6uV
 HSUtNkp3I7hJEFqkXfd6jYUwbsu/1JOfKQO3z+AvVECNGJJDU9sK4YHGOFwsQbTY
 9hV/c7PAaJqoN3eTITtdyfXCegKdeco9088hHCxdYoYupKa4RpY2GGuUBaL7O1ro
 6vTflsispzSazN8vHTwy7ubnMeFRKeIGMQCsQttt1mah34QRLh9K5vU2lkfXCa1F
 AlHKI7czKJ2wFHw75NG2VHAv2wGLNJvGvxRT3XgJAfVIR3gXhhqYgRKl8LQcUGen
 jlmn1zWziz9ObnL13My3q4H0JU2f34VpkPLF/PDwiyfY175FvipsPEZH13ZBgTIU
 GiaD8R4HjyNYgg/yKEB/G+W3vof9L8dJVMY0FfrV53tKhn1+3/be9QS4BYVpjHSn
 m81jF+KEHxRIlQ==
 =iRoV
 -----END PGP SIGNATURE-----

Merge tag 'tegra-for-5.9-arm64-dt' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux into arm/dt

arm64: tegra: Device tree changes for v5.9-rc1

This contains a slew of fixes in preparation for validating device trees
against json-schema bindings. In addition, this enables the CPU complex
(for CPU frequency scaling) and GPU on Tegra194.

* tag 'tegra-for-5.9-arm64-dt' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux: (56 commits)
  arm64: tegra: Add the GPU on Tegra194
  arm64: tegra: Add compatible string for Tegra194 CPU complex
  arm64: tegra: Add HDMI supplies on Norrin
  arm64: tegra: Add #{address,size}-cells for VI I2C on Tegra210
  arm64: tegra: Add missing clocks and power-domains to Tegra210 VI I2C
  arm64: tegra: Add clocks and resets for ISP on Tegra210
  arm64: tegra: Fix compatible string for DPAUX on Tegra210
  arm64: tegra: Add i2c-bus subnode for DPAUX controllers
  arm64: tegra: Sort aliases alphabetically
  arm64: tegra: Remove spurious tabs
  arm64: tegra: Populate VBUS for USB3 on Jetson TX2
  arm64: tegra: Enable DFLL support on Jetson Nano
  arm64: tegra: Add support for Jetson Xavier NX
  arm64: tegra: Re-order PCIe aperture mappings
  arm64: tegra: Enable Tegra VI CSI support for Jetson Nano
  arm64: tegra: jetson-tx1: Add camera supplies
  arm64: tegra: Fix order of XUSB controller clocks
  arm64: tegra: Rename cbb@0 to bus@0 on Tegra194
  arm64: tegra: Sort nodes by unit-address on Jetson Nano
  arm64: tegra: Various fixes for PMICs
  ...

Link: https://lore.kernel.org/r/20200717161300.1661002-7-thierry.reding@gmail.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2020-07-17 20:24:39 +02:00
Arnd Bergmann
3502e079c6 ARM: tegra: Device tree changes for v5.9-rc1
This adds device trees for the ASUS Google Nexus 7 and Acer Iconia Tab
 A500. In addition there are a slew of fixes to existing device trees in
 preparation for validating the DTBs against json-schema.
 -----BEGIN PGP SIGNATURE-----
 
 iQJHBAABCAAxFiEEiOrDCAFJzPfAjcif3SOs138+s6EFAl8RzHQTHHRyZWRpbmdA
 bnZpZGlhLmNvbQAKCRDdI6zXfz6zoTpqD/9hvGv+pk5hY5uF0tX0AVr+N5yKZvwP
 H6yi0CSp+wVlSzzSPU+uOa4v/NfQIFg5GK5TClbxiPSlCNKf8Oh3LKcR+RUp0Xv1
 Icsn8O3xlCcGpJ3x4/ofsBG0FdxjoI9XvFv4JkwlBidCVuaDTbBje+8S22deL2Zp
 yMIUhvc0aPS4uNkB58+7fshnzuOwjt0AI7zU/A3p+PI3ac42dALtzAAwnoHc6ydp
 lNpqSxXAYxhTnM6dPfxWgDaJTqYJkQ8qX2VT/X63eaBoVJJio8spVtbpyw+HGX+s
 Amj0G39aehv9iz2XP8YCUN272iJVTyBZ8VSlg+GXX4fkUg3r29lPIeAfxJrgNaRh
 1kGJ1COrracE2adxs5EWuB1+0y9g8cMn4ycQ69fL5owVMiRDHldkBkhn7HhRIWPm
 fRTrp2e7vdMrRkF/YfquvHz6vtdAGslxjIxILIInPDWi+3X/HdhF1kNdtJKyfor3
 3lD5IxWFCnvx9kbu13bxbPKfDge5zznpwONnEogijQuXmjSHEYnNOmAWGxQbnKDE
 zKxqHnzYNYA1Act5p6JnByjGE0uZOv8FdzZZUvsV/QFwb2QIvQ5DYxbx+PD9NWH7
 fnyZEJPOwEZABYI4JwPM76Q0j/EImIRMP/L3CZWUyXCfMC/lSGpOCFe8BrSmq8u6
 UUr6zTDnyx8FOQ==
 =oFYm
 -----END PGP SIGNATURE-----

Merge tag 'tegra-for-5.9-arm-dt' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux into arm/dt

ARM: tegra: Device tree changes for v5.9-rc1

This adds device trees for the ASUS Google Nexus 7 and Acer Iconia Tab
A500. In addition there are a slew of fixes to existing device trees in
preparation for validating the DTBs against json-schema.

* tag 'tegra-for-5.9-arm-dt' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux: (38 commits)
  ARM: tegra: Add device-tree for ASUS Google Nexus 7
  ARM: tegra: Add device-tree for Acer Iconia Tab A500
  ARM: tegra: Add HDMI supplies on Nyan boards
  ARM: tegra: Add missing DSI controller on Tegra30
  ARM: tegra: Add i2c-bus subnode for DPAUX controllers
  ARM: tegra: The Tegra30 SDHCI is not backwards-compatible
  ARM: tegra: The Tegra30 DC is not backwards-compatible
  ARM: tegra: Remove spurious comma from node name
  ARM: tegra: Add parent clock to DSI output
  ARM: tegra: Use standard names for SRAM nodes
  ARM: tegra: seaboard: Use standard battery bindings
  ARM: tegra: Use standard names for LED nodes
  ARM: tegra: Use numeric unit-addresses
  ARM: tegra: medcom-wide: Remove extra panel power supply
  ARM: tegra: Use proper unit-addresses for OPPs
  ARM: tegra: Add missing clock-names for SDHCI controllers
  ARM: tegra: Fix order of XUSB controller clocks
  ARM: tegra: Add #reset-cells to Tegra124 memory controller
  ARM: tegra: Add missing panel power supplies
  ARM: tegra: Add micro-USB A/B port on Jetson TK1
  ...

Link: https://lore.kernel.org/r/20200717161300.1661002-5-thierry.reding@gmail.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2020-07-17 20:03:49 +02:00
Arnd Bergmann
28ef26f649 dt-bindings: Changes for v5.9-rc1
This adds compatible strings for some new devices as well as updates and
 fixes existing bindings.
 -----BEGIN PGP SIGNATURE-----
 
 iQJHBAABCAAxFiEEiOrDCAFJzPfAjcif3SOs138+s6EFAl8Ry5QTHHRyZWRpbmdA
 bnZpZGlhLmNvbQAKCRDdI6zXfz6zodqfD/920djM4YbbSLefsXInMw/SxrA+Bv4x
 V/xzxKxXx/oV8s3WxaynuXQdNVLyl/X21z52zxzAgRa6DIz8Jo9fSuDhA2UVxx3X
 L+ukixMrSldkFaNzuow1++JTgO8sXJ0sE0bQsztUQbpxJzWeog4wtQd8T+FgCcoi
 JoBxhaoSY1Qc2Xn3R0OP/hK77SaCWF5G27bN3rIzhd86toCjJ7LUzGAYjtYCSyA3
 cyh86m1DSKswtRqObF10K5rOIALRoqyZcXD0/tvF6o4poZ6mv9tu4k2CLvZfrcZn
 lWuvJ18QajThq1E3yzSra4QXAET3GuPFIHOs7rUAccgA2j8KqjzFEgyDIifLORAQ
 F2xK8Ne2jVBYzsjiUHtSQhopuUIcye7SPabfmTMkGvL0koe9gMZ1At3WKzd1XXPa
 mdooTbYKfmoQWApL10C0j6ZT8WZKSrBiPv2LPU588kZLc+8v6IRYYSTarxacIwRt
 DUBYP/SF7QZ3P5Fj8wW8LXq8t3iN3iNHg+gx2h0bDIUo6K5ueu+keubnLVCe1jFx
 jdF2smACGKguKKw0zTtzMWsnw3p+ppajfZ5epMAum6qQLzgIBBHEFqZnpKfbsh/D
 P6dXbU3Yl90NvDiT696AD6vmHjU1J0bMa3oZqceanrRGVyUd6pi+HcgAPpZdZclN
 EUkd6YpbyA9XZw==
 =fFN5
 -----END PGP SIGNATURE-----

Merge tag 'tegra-for-5.9-dt-bindings' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux into arm/dt

dt-bindings: Changes for v5.9-rc1

This adds compatible strings for some new devices as well as updates and
fixes existing bindings.

* tag 'tegra-for-5.9-dt-bindings' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux:
  dt-bindings: fuse: tegra: Add missing compatible strings
  dt-bindings: i2c: tegra: Document Tegra210 VI I2C clocks and power-domains
  dt-bindings: Add documentation for GV11B GPU
  dt-bindings: ARM: tegra: Add ASUS Google Nexus 7
  dt-bindings: ARM: tegra: Add Acer Iconia Tab A500
  dt-bindings: Add vendor prefix for Acer Inc.
  dt-bindings: tegra: Document Jetson Xavier NX (and devkit)

Link: https://lore.kernel.org/r/20200717161300.1661002-1-thierry.reding@gmail.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2020-07-17 20:00:46 +02:00
Arnd Bergmann
981053c0b2 arm64: dts: amlogic updates for v5.9
- meson-gx: Switch to the meson-ee-pwrc bindings
 - add Khadas MCU nodes
 -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEe4dGDhaSf6n1v/EMWTcYmtP7xmUFAl8R5HsACgkQWTcYmtP7
 xmXTCQ//YJrsHAbH/dM5UyVNNt6eXvbqxBAWL+wFvfdfT9cye4dRdghH/7A9gDyO
 oHttMDr4ZqnnvdbHMaBD2GGp5XHL3DWt2cQfRmdjoACuAFhF0n2xO9nQg/SbNvCA
 J1n0aMKu+5R6Wvq0KAPQb8BjlhA3kjO2xaN5QWSgy51Ug/kvbTN8hjF4IVrAMi9M
 DNKGRQ6YyWaKYaE0TJSnioxFLqmSZJDp1yFm0RfRq89grM+tA7LGqjsLkDPGh0JX
 xK/GBO4mVnDy4Uf7nWhRcMuKRr7wNLUDg4bmliSTKwYgQUQjLvX07oCX8e43oc/Z
 mAB8s5qpYPRs3aPI/XAkYRKodqsvky8Kb9kJtIz0ts4SGJaUa96QnsPKQpiZmlw3
 X2dak8v2Xz76Ib52c2o4D2odAld0jI8gcVcb3LDoAhdqZmZsISGKbk25QxiBDKCe
 wT9f1PW219NhKaDXWk4/n5XC079f4FIp+Og6z82LMXG3nngOUry+KA/Pp7y7X70e
 SNJUlGRAF9o7ilJxurv/zZUgMs0IYNAd/F1JMler5EkGTHz9vhO4Pmqx8LZiv/Yv
 z4U4yOgSMXPkNMmlVmU6fDW6Gqoo0ek5gVTlp9wfEYnlyz1NfGpTSAFJubhibuXk
 XQpMRjVW6JLb51ydKiPYra5oB8FTtBiCDEYGFxVAiUrEXpgOCcE=
 =6Rdx
 -----END PGP SIGNATURE-----

Merge tag 'amlogic-dt64' of git://git.kernel.org/pub/scm/linux/kernel/git/khilman/linux-amlogic into arm/dt

arm64: dts: amlogic updates for v5.9
- meson-gx: Switch to the meson-ee-pwrc bindings
- add Khadas MCU nodes

* tag 'amlogic-dt64' of git://git.kernel.org/pub/scm/linux/kernel/git/khilman/linux-amlogic:
  arm64: dts: amlogic: Add the Ethernet "timing-adjustment" clock
  arm64: dts: meson-gx: Switch to the meson-ee-pwrc bindings
  arm64: dts: meson-khadas-vim3: add Khadas MCU nodes

Link: https://lore.kernel.org/r/7h8sfif2na.fsf@baylibre.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2020-07-17 19:59:03 +02:00
Arnd Bergmann
a0660529ac ARM: dts: amlogic updates for v5.9
- power-domain and MMC updates
 -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEe4dGDhaSf6n1v/EMWTcYmtP7xmUFAl8R5AcACgkQWTcYmtP7
 xmX2EQ/9G+xP2mtqKK1LhV4LO/i/W0RZ6Rxaw+ildxyO1Xk4jahJPdknA2Q0Olj8
 UpDMn9sVJ9nTDIwkW4psHJVTSlHE1wOurooyATNIJwcpUe7zWlcrg97yD79agsAT
 TVBSZmR9Aw+zOTKMbsA8J+KpC3jrVQgsEclHahYLmwRzr89gaEfMdstw3r/8mG4F
 UPXvzY42vNDlSsmRY2yKPzg1nPsFQwjhl4dQK/u4mIBm7OGfzkJfeEO0OXxsD7qY
 QtzfgR2nCVr/W0GCGZLSADpHNjd6A0ZoKBhVpJdCmi80Vv/38/LiqnMYnk9qhiaR
 GqsFOqIBkF+PGs5baHFid9im8LYWrT1Yzqa3ttqgmOop0M70eCpR8agt10104+n1
 l5Tela01XDdH+fhh/LjlsoEeaDhARcRjhmoDv5NBdhF9yfaZGW5EiiK6G0EG01PU
 LgdmU6BFv7xB0ExD/9UUgliRFrasLZKWCJ+hDUrDaIcMf4rq6GXK0vtSdHqblxJy
 R5FaAq1QXvqkIzqC2a9AgVJVR16WOqbosTK4755LdXHYsMr+tYpmZGQdEwGk8r5Q
 pn3Kpd+G/4Gdq/vrWKhRD+ZiWhoA7kuGJPrRmp+pTamNZ2BLzFzLQvKKBRL/59fE
 Ja++x8xQZMyAtO5LDlJ0suDzNfEU57IPOLeP0WImTGg5f186jWU=
 =RX/I
 -----END PGP SIGNATURE-----

Merge tag 'amlogic-dt' of git://git.kernel.org/pub/scm/linux/kernel/git/khilman/linux-amlogic into arm/dt

ARM: dts: amlogic updates for v5.9
- power-domain and MMC updates

* tag 'amlogic-dt' of git://git.kernel.org/pub/scm/linux/kernel/git/khilman/linux-amlogic:
  ARM: dts: meson8b: odroidc1: enable the SDHC controller
  ARM: dts: meson8b: ec100: enable the SDHC controller
  ARM: dts: meson: add the SDHC MMC controller
  ARM: dts: meson8b: add power domain controller
  ARM: dts: meson8m2: add resets for the power domain controller
  ARM: dts: meson8: add power domain controller

Link: https://lore.kernel.org/r/7hd04uf2o8.fsf@baylibre.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2020-07-17 19:57:04 +02:00
Thierry Reding
0f134e39ae arm64: tegra: Add the GPU on Tegra194
The GPU found on NVIDIA Tegra194 SoCs is a Volta generation GPU called
GV11B.

Reviewed-by: Jon Hunter <jonathanh@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
2020-07-17 16:14:17 +02:00
Thierry Reding
9580a3532e dt-bindings: fuse: tegra: Add missing compatible strings
The Tegra FUSE device tree bindings haven't been updated in a while. Add
compatible strings for the SoC generations that were released since the
last update.

Signed-off-by: Thierry Reding <treding@nvidia.com>
2020-07-17 16:14:07 +02:00
Sowjanya Komatineni
522f045595 dt-bindings: i2c: tegra: Document Tegra210 VI I2C clocks and power-domains
This patch documents missing clocks and power-domains of Tegra210 VI I2C.

Reviewed-by: Rob Herring <robh@kernel.org>
Signed-off-by: Sowjanya Komatineni <skomatineni@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
2020-07-17 16:14:07 +02:00
Thierry Reding
90a09178f3 dt-bindings: Add documentation for GV11B GPU
The GV11B's device tree bindings are the same as for GP10B, though the
GPU is not completely compatible, so all that is needed is a different
compatible string.

Reviewed-by: Jon Hunter <jonathanh@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
2020-07-17 16:14:02 +02:00
Arnd Bergmann
6760a29c88 Renesas DT binding updates for v5.9
- Document core support for the RZ/G2H SoC,
   - Document support for the HopeRun HiHope RZ/G2H, and Beacon
     EmbeddedWorks RZ/G2M boards.
 -----BEGIN PGP SIGNATURE-----
 
 iHUEABYIAB0WIQQ9qaHoIs/1I4cXmEiKwlD9ZEnxcAUCXxFkbQAKCRCKwlD9ZEnx
 cHXRAQCgJIkbvLSRIxEWaUMeX07iwe8lkffWDRY7dDpGPs8mzgEAh9F14t5Z/idV
 5ok1nahSBLb/PxcvC3ASXPCBc+JB4A8=
 =8EY4
 -----END PGP SIGNATURE-----

Merge tag 'renesas-dt-bindings-for-v5.9-tag1' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel into arm/dt

Renesas DT binding updates for v5.9

  - Document core support for the RZ/G2H SoC,
  - Document support for the HopeRun HiHope RZ/G2H, and Beacon
    EmbeddedWorks RZ/G2M boards.

* tag 'renesas-dt-bindings-for-v5.9-tag1' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel:
  dt-bindings: arm: renesas: Document beacon-rzg2m
  dt-bindings: reset: renesas,rst: Document r8a774e1 reset module
  dt-bindings: power: renesas,rcar-sysc: Document r8a774e1 SYSC binding
  dt-bindings: arm: renesas: Add HopeRun RZ/G2H boards
  dt-bindings: arm: renesas: Document RZ/G2H SoC DT bindings

Link: https://lore.kernel.org/r/20200717112427.26032-4-geert+renesas@glider.be
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2020-07-17 16:04:57 +02:00
Arnd Bergmann
2c2a5564d1 Renesas ARM DT updates for v5.9 (take two)
- SPI Multi I/O Bus Controller (RPC-IF) support for R-Car V3H and V3M,
     including QSPI support for the Condor, Eagle, V3HSK, and V3MSK
     boards,
   - Initial support for the RZ/G2H SoC on the HopeRun HiHope RZ/G2H
     board,
   - Initial support for the Beacon EmbeddedWorks RZ/G2M board,
   - Minor fixes and improvements.
 -----BEGIN PGP SIGNATURE-----
 
 iHUEABYIAB0WIQQ9qaHoIs/1I4cXmEiKwlD9ZEnxcAUCXxFofQAKCRCKwlD9ZEnx
 cLF2AQDn+xyb2VjfaMoUke0P793GeGLzskS5flw9qIWOdC/FhAEAieuTwOcJC5DW
 7p50rpX79eMYK1HzjcL1nz7Kw9emqws=
 =yINU
 -----END PGP SIGNATURE-----

Merge tag 'renesas-arm-dt-for-v5.9-tag2' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel into arm/dt

Renesas ARM DT updates for v5.9 (take two)

  - SPI Multi I/O Bus Controller (RPC-IF) support for R-Car V3H and V3M,
    including QSPI support for the Condor, Eagle, V3HSK, and V3MSK
    boards,
  - Initial support for the RZ/G2H SoC on the HopeRun HiHope RZ/G2H
    board,
  - Initial support for the Beacon EmbeddedWorks RZ/G2M board,
  - Minor fixes and improvements.

* tag 'renesas-arm-dt-for-v5.9-tag2' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel: (34 commits)
  ARM: dts: sh73a0: Add missing clocks to sound node
  arm64: dts: renesas: r8a774e1: Add CAN[FD] support
  arm64: dts: renesas: r8a774e1: Add RWDT node
  arm64: dts: renesas: r8a774e1: Add MSIOF nodes
  arm64: dts: renesas: r8a774e1: Add I2C and IIC-DVFS support
  arm64: dts: renesas: r8a774e1: Add SDHI nodes
  arm64: dts: renesas: r8a774e1: Add SCIF and HSCIF nodes
  arm64: dts: renesas: r8a774e1: Add TMU device nodes
  arm64: dts: renesas: r8a774e1: Add CMT device nodes
  arm64: dts: renesas: r8a774e1: Add RZ/G2H thermal support
  arm64: dts: renesas: r8a774e1: Add operating points
  arm64: dts: renesas: Introduce r8a774a1-beacon-rzg2m-kit
  arm64: dts: renesas: r8a774e1: Add Ethernet AVB node
  arm64: dts: renesas: r8a774e1: Add GPIO device nodes
  arm64: dts: renesas: r8a774e1: Add SYS-DMAC device nodes
  arm64: dts: renesas: r8a774e1: Add IPMMU device nodes
  ARM: dts: gose: Fix ports node name for adv7612
  ARM: dts: renesas: Fix SD Card/eMMC interface device node names
  arm64: dts: renesas: Fix SD Card/eMMC interface device node names
  arm64: dts: renesas: add full-pwr-cycle-in-suspend into eMMC nodes
  ...

Link: https://lore.kernel.org/r/20200717112427.26032-2-geert+renesas@glider.be
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2020-07-17 15:36:24 +02:00
Geert Uytterhoeven
8aa937cb4a ARM: dts: sh73a0: Add missing clocks to sound node
The device node for the FIFO-buffered Serial Interface sound node lacks
the "clocks" property, as the DTS file didn't describe any clocks yet at
its introduction.

Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/r/20200519075525.24742-1-geert+renesas@glider.be
2020-07-17 10:58:24 +02:00
Lad Prabhakar
8e340e7560 arm64: dts: renesas: r8a774e1: Add CAN[FD] support
Add CAN[01] and CANFD support to RZ/G2H (R8A774E1) SoC specific dtsi.

Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: Marian-Cristian Rotariu <marian-cristian.rotariu.rb@bp.renesas.com>
Link: https://lore.kernel.org/r/1594811350-14066-21-git-send-email-prabhakar.mahadev-lad.rj@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
2020-07-17 10:58:24 +02:00
Lad Prabhakar
96ebdb7a87 arm64: dts: renesas: r8a774e1: Add RWDT node
Add a device node for the Watchdog Timer (RWDT) controller on the Renesas
RZ/G2H (r8a774e1) SoC.

Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: Marian-Cristian Rotariu <marian-cristian.rotariu.rb@bp.renesas.com>
Link: https://lore.kernel.org/r/1594811350-14066-18-git-send-email-prabhakar.mahadev-lad.rj@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
2020-07-17 10:58:24 +02:00
Lad Prabhakar
05c79a8f0c arm64: dts: renesas: r8a774e1: Add MSIOF nodes
Add the DT nodes needed by MSIOF[0123] interfaces to the SoC dtsi.

Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: Marian-Cristian Rotariu <marian-cristian.rotariu.rb@bp.renesas.com>
Link: https://lore.kernel.org/r/1594811350-14066-16-git-send-email-prabhakar.mahadev-lad.rj@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
2020-07-17 10:58:24 +02:00
Lad Prabhakar
950a3a7951 arm64: dts: renesas: r8a774e1: Add I2C and IIC-DVFS support
Add the I2C[0-6] and IIC Bus Interface for DVFS (IIC for DVFS)
devices nodes to the r8a774e1 device tree.

Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: Marian-Cristian Rotariu <marian-cristian.rotariu.rb@bp.renesas.com>
Link: https://lore.kernel.org/r/1594811350-14066-14-git-send-email-prabhakar.mahadev-lad.rj@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
2020-07-17 10:58:24 +02:00
Lad Prabhakar
3194134288 arm64: dts: renesas: r8a774e1: Add SDHI nodes
Add SDHI[0-2] device nodes to R8A774E1 SoC.

Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: Marian-Cristian Rotariu <marian-cristian.rotariu.rb@bp.renesas.com>
Link: https://lore.kernel.org/r/1594811350-14066-11-git-send-email-prabhakar.mahadev-lad.rj@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
2020-07-17 10:58:24 +02:00
Lad Prabhakar
b9b491a704 arm64: dts: renesas: r8a774e1: Add SCIF and HSCIF nodes
Add the device nodes for RZ/G2H SCIF and HSCIF serial ports,
including clocks, power domains and DMAs.

Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: Marian-Cristian Rotariu <marian-cristian.rotariu.rb@bp.renesas.com>
Link: https://lore.kernel.org/r/1594811350-14066-10-git-send-email-prabhakar.mahadev-lad.rj@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
2020-07-17 10:58:24 +02:00
Marian-Cristian Rotariu
58eb575cf0 arm64: dts: renesas: r8a774e1: Add TMU device nodes
This patch adds TMU[01234] device tree nodes to the r8a774e1
SoC specific DT.

Signed-off-by: Marian-Cristian Rotariu <marian-cristian.rotariu.rb@bp.renesas.com>
Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Link: https://lore.kernel.org/r/1594811350-14066-9-git-send-email-prabhakar.mahadev-lad.rj@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
2020-07-17 10:58:24 +02:00
Marian-Cristian Rotariu
c6c4b7defd arm64: dts: renesas: r8a774e1: Add CMT device nodes
This patch adds the CMT[0123] device tree nodes to the
r8a774e1 SoC specific DT.

Signed-off-by: Marian-Cristian Rotariu <marian-cristian.rotariu.rb@bp.renesas.com>
Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Link: https://lore.kernel.org/r/1594811350-14066-7-git-send-email-prabhakar.mahadev-lad.rj@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
2020-07-17 10:58:23 +02:00
Marian-Cristian Rotariu
6dd7336799 arm64: dts: renesas: r8a774e1: Add RZ/G2H thermal support
Add thermal support for R8A774E1 (RZ/G2H) SoC.

Based on the work done for r8a774a1 SoC.

Signed-off-by: Marian-Cristian Rotariu <marian-cristian.rotariu.rb@bp.renesas.com>
Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Link: https://lore.kernel.org/r/1594811350-14066-5-git-send-email-prabhakar.mahadev-lad.rj@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
2020-07-17 10:58:23 +02:00