Commit graph

1,399,042 commits

Author SHA1 Message Date
Arnd Bergmann
bc43efa137 Arm SCMI updates/fixes for v6.18
These SCMI changes bring a mix of improvements, fixes, and cleanups:
 
 1. Device Tree bindings - allow multiple SCMI instances by suffixing
    node names (Nikunj Kela).
 2. Code hardening - constify both scmi_{transport,voltage_proto}_ops
    so they reside in read-only memory (Christophe JAILLET).
 3. VirtIO transport initialization - set DRIVER_OK before SCMI probing
    to prevent potential stalls; while recent rework removes the practical
    risk, this ensures correctness (Junnan Wu).
 4. Quirk handling - fix a critical bug by preventing writes to string
    constants, avoiding faults in read-only memory (Johan Hovold).
 5. i.MX SCMI MISC protocol - extend support to discover board info,
    retrieve configuration and build data, and document the new
    MISC_BOARD_INFO command; all handled gracefully if unsupported (Peng Fan).
 6. Logging cleanup - simplify device tree node name logging by using
    the %pOF format to print full paths (Krzysztof Kozlowski).
 -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCAAdFiEEunHlEgbzHrJD3ZPhAEG6vDF+4pgFAmjEAPYACgkQAEG6vDF+
 4pjb9hAA0jwFS90rfpe1B7YlrRkRluzZXherIaR3ePQMxJ0ohaTGXd77BD+Ce2Cs
 HYYuJGvlaQ91Kdy0NsvrmEoAwq5m8Xl5MDPCXCOxJ0xtr1VWQiaRlBUJ3ZLia5cf
 JjME2e+xHtd6AtZLRL98yUbM7PM3CLYc+o3beQskEqcAmPYkT4v2qU9MBAo99JQ9
 29GcH3ZcChXCA7gJtHbVMbfbeQhkc1b+sBTqerh3Qn43iMNEX7cJfIa2KitaQMtC
 5//XznXib05+s2Cs1iI/X7k2bWq2CKSaM/uLK/A22uGWFsyGw5Fppdup28RvLlxZ
 i1bobgNInM98jFaoOcz49QX4MaVaEHwsouuPcGMd82HW2UVmvK/gyOJdXMY1qyAT
 cy71jHeysXifGqwhqlMIdKikcyp/MsylZvIDkX5D17aNbdqnUpU+DS5wSJ/yraEp
 N9pah2DvXRTLLu9FWORDgT0Oa/izXTdarNWJTdWiWDfN8+r+/GXjMZ+qRWnNE2bb
 ZeK2ddMev6INpMThhOOnbBsgj01CH/djaS5q+y+MHK+fiipaHK5giu8JWESTWXDe
 dgiCdmg+QQUigTKInEUphfwFc6EGtJhh/gMGVEtH9YtsbcgTICVq2+mj6W1W6lvx
 nm326GgCGUS4joJlIaiQdIOnPOc0ei6uWG7sKVTbz1xrZM48dLQ=
 =Pkr7
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmjIIQoACgkQmmx57+YA
 GNnfUhAAnXkihxT0jMSSO6LnvG+OymCFmqF9722foBzZFv2eyFjXfV9gmAth7jyD
 lLZfQ/0VdUnEQjfV26RECii7CHCW9BtVQ4/kcPO6ZNtThq/1emaEhtntVOWovUej
 Yq5ofnXYVCPpXy6KoNUuMDMpKUDc+zMgACPVFqHOVv2D03FvOQ+zaqkJAiQmg91l
 I7s4WJ4kUTRM+xVtGG71oTlTK3+tZJyrZgNPNrtiCESWD+r6D21jKd/xrJUS8gWS
 BvWPq16Rtqc9NeOmqmic7xg8tO2YXM3VXE61+N2AY4B0KHLPa3TucSL8wqST9Fkr
 hPUVMGzS6WmmA96AM50bMc6FS8F5H61Cnxn3tMtzWSxtTKCxQXYhXUElndOp8j8T
 /pxqjpjsYjKcHt0hVRENJMjVjzuesFwkKOX7Zt0ShVatA4YJw+TMxXlsMPxT/1Lb
 UZhoNM81VcUWnbE9lHsX6e+P8Umk3/r2hECnJgCEuJOFugZFpR9/xJCQjY6RfFBC
 Dexldw2VSZIOufxotPwh7f7DpePlgN6880dwScMNPCXjdfhZFwZmyOH8qWVOsLRc
 Hw2I8hjAM+G+g7s8fz8UxeFSIdx/T6XuIYGSiQ0Z65BeiTUGyN8/2zsWmmEJumhE
 jzLpav7UMGLNMU92nbHJxiil9+uxVZillMkAubuJU06rCtxorpg=
 =PkTj
 -----END PGP SIGNATURE-----

Merge tag 'scmi-updates-6.18' of git://git.kernel.org/pub/scm/linux/kernel/git/sudeep.holla/linux into soc/drivers

Arm SCMI updates/fixes for v6.18

These SCMI changes bring a mix of improvements, fixes, and cleanups:

1. Device Tree bindings - allow multiple SCMI instances by suffixing
   node names (Nikunj Kela).
2. Code hardening - constify both scmi_{transport,voltage_proto}_ops
   so they reside in read-only memory (Christophe JAILLET).
3. VirtIO transport initialization - set DRIVER_OK before SCMI probing
   to prevent potential stalls; while recent rework removes the practical
   risk, this ensures correctness (Junnan Wu).
4. Quirk handling - fix a critical bug by preventing writes to string
   constants, avoiding faults in read-only memory (Johan Hovold).
5. i.MX SCMI MISC protocol - extend support to discover board info,
   retrieve configuration and build data, and document the new
   MISC_BOARD_INFO command; all handled gracefully if unsupported (Peng Fan).
6. Logging cleanup - simplify device tree node name logging by using
   the %pOF format to print full paths (Krzysztof Kozlowski).

* tag 'scmi-updates-6.18' of git://git.kernel.org/pub/scm/linux/kernel/git/sudeep.holla/linux:
  firmware: arm_scmi: Simplify printks with pOF format
  firmware: arm_scmi: imx: Discover MISC board info from the system manager
  firmware: arm_scmi: imx: Support retrieving MISC protocol configuration info
  firmware: arm_scmi: imx: Discover MISC build info from the system manager
  firmware: arm_scmi: imx: Add documentation for MISC_BOARD_INFO
  firmware: arm_scmi: quirk: Prevent writes to string constants
  firmware: arm_scmi: Fix function name typo in scmi_perf_proto_ops struct
  firmware: arm_scmi: Mark VirtIO ready before registering scmi_virtio_driver
  firmware: arm_scmi: Constify struct scmi_transport_ops
  firmware: arm_scmi: Constify struct scmi_voltage_proto_ops
  dt-bindings: firmware: arm,scmi: Allow multiple instances

Link: https://lore.kernel.org/r/20250915101341.2987516-1-sudeep.holla@arm.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2025-09-15 16:22:02 +02:00
Shubhrajyoti Datta
8d978222e8 dt-bindings: memory-controllers: Add support for Versal NET EDAC
Add device tree bindings for AMD Versal NET EDAC for DDR controller.

Signed-off-by: Shubhrajyoti Datta <shubhrajyoti.datta@amd.com>
Signed-off-by: Borislav Petkov (AMD) <bp@alien8.de>
Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Link: https://lore.kernel.org/20250908115649.22903-1-shubhrajyoti.datta@amd.com
2025-09-15 16:21:12 +02:00
Arnd Bergmann
b7c0fe1654 soc/tegra: Changes for v6.18-rc1
NVMEM cells are added for Tegra114. These contain calibration data for
 sensors and USB.
 -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEiOrDCAFJzPfAjcif3SOs138+s6EFAmjGXZwACgkQ3SOs138+
 s6FabA//a8Kvab6UPBtbg9wfAHvf+VS3RgtEpztmJEYlo4Tss0sOP8uc5+7Y7luy
 A5IRaBZuXmEn0OGG6LifLkGxoHG9DeSbPFMmz3lSvMnIBUQVoMgDTz+tzAmuwyPq
 16WixPvVfYTlLb8zNophAOllUU0x3jBKQx36SJ9bEk/rypwDGsPsUcK8czJ2SvM1
 3HkRaZ1rTyN9+dU2OUS8wxg29oLqn19vteikaEM3DTgqD8HgYjkPbGfPeBXAHBFS
 jbrQ84PSBnv1/vQWgrIBXyP3k97OvafYMd+9qRRhDpZUmntt/VA1l++gB6g15b6n
 FA+Ff0Zv2ginYMAWnc112aFkz0zSzJ6udtPaToWlQW2wUanrfkABu1QsMphSPaKS
 WzrgHrasJx6QMU7Mhlvg2m2veilwX5JIjWnjTGeSYS6WGDX4w+clwpAsTmcCH/8R
 8f1ZboHqlvTIiw7xT0cSEjXdGTXwPhce1jzvIZ0Nd94sCnFFEX4+fkN1EKAZFzvx
 nsABtcKO4lLXIbyGkMEbkBABQ/gQunDOFceoTWU7S92KlSbiVBdt5W0JgR8SoHgy
 Ijq2ve8K1hsUZYfLpAz8pN/I+tnoxWgvYl0TP4C0tjzIjebpIBkg32Xiz5eEsA5f
 Tk3uXzt5TqNXVI+RGcfCcPCAWh/Ab5pbOsdjk4j5cVAYsCstaR4=
 =JWiz
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmjIINIACgkQmmx57+YA
 GNmOABAArHJHIbTPM8hNZ66gV7mvtteCdsgSYqEtBuGj9OyjW6cb/dTVQVprwRxV
 TYYHvB2UPYSHm98LhCqYkJS8Z6k2CwIusDJg7mUTjin6kjlCbL0GdAr4iwE0wzit
 Y0V6g2M1+kkH1w1402xzR1xOr1FZMkzAIWW4cq3jKCN2n8SMe7SezbiBsQuPVaFm
 7HQFxeUqv0NtT//v0L0LpnL71G2Hu87GIFND29I9mBv18Ew4HPyh1K9ooLfYeHY+
 +AIzU8lGdQxkwSFHezsOva6eaT04cryGjl+uvjEQOPazLV58SzkspMsHCGEPooof
 vrta2MlSsDwz3LU+HhYMJHhKdJdQv+AHSCEIW4kYr2RMfwlL4ixWimb0+s3UXohQ
 buygwlGQfP+b/F05q7S5fiRWgFDKUgoOD6bjvErlrJ4dkEZZyxKRMqqj09hdf2Bm
 nTZcKlZXm5V8Y2oSFaey9TMlUxch+FKRfIFBRsM6bVckfTtxwqXcuGFJJ7+Ylr6t
 eO80FW6i5/QJ9XI6X2ussKcWWYIyJHH9wa+lqDou+A4R/Cn/zUyBap+GcKt8O6YJ
 4tR6w+uWIZ5pu9lXI7OFggc5K7PexhFU/uPg/HuzjvGphXw4hYV264p7MvDuKfEl
 0V8zh99GvXGzm1E6N3sWYkhl4ngaxYDUnZYvyl0FsW87PVBkdy0=
 =UvP9
 -----END PGP SIGNATURE-----

Merge tag 'tegra-for-6.18-soc' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux into soc/drivers

soc/tegra: Changes for v6.18-rc1

NVMEM cells are added for Tegra114. These contain calibration data for
sensors and USB.

* tag 'tegra-for-6.18-soc' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux:
  soc/tegra: fuse: Add Tegra114 nvmem cells and fuse lookups

Link: https://lore.kernel.org/r/20250914063927.89981-2-thierry.reding@gmail.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2025-09-15 16:21:05 +02:00
Shubhrajyoti Datta
36e74c9563 RAS: Export log_non_standard_event() to drivers
The function log_non_standard_event() is responsible for logging
platform-specific or vendor-defined RAS (Reliability, Availability, and
Serviceability) events. Currently, this function is only available within the
RAS subsystem, preventing external modules from leveraging its capabilities.

Export it to drivers to log non-standard RAS events via EDAC.

Signed-off-by: Shubhrajyoti Datta <shubhrajyoti.datta@amd.com>
Signed-off-by: Borislav Petkov (AMD) <bp@alien8.de>
Link: https://lore.kernel.org/20250908115649.22903-1-shubhrajyoti.datta@amd.com
2025-09-15 16:20:29 +02:00
Arnd Bergmann
7b1349bd47 Samsung SoC drivers for v6.18
1. Google GS101:
    Enable CPU Idle, which needs programming C2 idle hints
    via ACPM firmware (Alive Clock and Power Manager).  The patch
    introducing this depends on 'local-timer-stop' Devicetree property,
    which was merged in v6.17.
 
    Fix handling error codes in ACPM firmware driver when talking to
    PMIC.
 
 2. Exynos2200: Add dedicated compatible for serial engines (USI).
 -----BEGIN PGP SIGNATURE-----
 
 iQJEBAABCgAuFiEE3dJiKD0RGyM7briowTdm5oaLg9cFAmjEJbkQHGtyemtAa2Vy
 bmVsLm9yZwAKCRDBN2bmhouD1wotD/9sMtDTS2graV2Rda60ltXBYbTQmZGFCPbu
 0QLoXl7spLvKGAbS/Dp7nRsf3oyZ1Hnc0uqeWKNglJNwESelgPX0gdc4/3CMTg2c
 CJ8Jw7IuxAuoy09W+EJsY+/tdEnmQNO//YVltn6Ycmo3T2CixYAbAUgmQQ7f1zaA
 RjK/3AYUJMcVs5H/ZBOHMWUZyUCTYlxxppBpcXfqJDoyY0E57JtPX5n2jdHSiwKt
 qyNOUWWVz3gG+tWXc1vQXoqnQTUQ7QJPMgaMb3kz4khrlz6QxedRT5uy0b7c6cJs
 yNLBL6pwXNtHcpmESLmRpI4dBeJPeJhEyWS9UfiXH4AduynUQkKvGQxwjC2OUSPB
 xhF8G1aZ59VM+cmhPcR5Vp/RtKpls3J07EeVBB0oEbABEIoXuN48m9fxaxplUdhG
 /WgwaONFBmBQEOcIUpSlASGysHOoRcVRg21+gGvOqH5gh9AwuqhIPZzw7kONhNaU
 WT1mSZaf4XtdqKnE5OorQteutgU+w6GEoS+0u20SKvcnVrGQi4vb2VAzzV/JSHG1
 KHqTbNGGR+TDgrz0caNTOK1vZ4Qtv4JR/ZO0GH6BVqeqWsLI6sP/N/tgIbQ4OcJ/
 z48ejpR7/c/kd8Nl+5U8bg7I3LsnQwpJwvzGH8Ot5KXgjoRYGt8pBzQyhgYNbFb1
 UdAUJmi4BQ==
 =pOwr
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmjIID8ACgkQmmx57+YA
 GNn9sA/+JLhonck3esYyA1F3/rdrllTDwCCLU357LqVBTuIcmXC/ePKQU0MMkBcg
 KA8S9tPyeEiegl2dhHSajrdavcBoUcXs3HVDVfLafcBP5ZItQuVaNj0gnXKf+npa
 cE+udnqihXBSSUeNJFPS8eO8qh77amUJxGF570zPoA62M8Z3lq1ZevI0LeA69eLO
 yujIEU7tSLjkcQlPr/Yj9+MjR8X672zp8sCDHrspGNtnyXklty5cC8P9CJqnCWBv
 hpbzRT+R0GeugiswdFqS5Kt0umXsdilXZRU4Azc3m+OVgzTDFZovjj38sZ0QMW1K
 oktwHKt7IZ3/T9v+sQLHemiYVoGOIaveBHEN7CJ1acGMPeSZHm68Aggs2JMsofqy
 /u2dCGWyMBgZB0K5ZQ532Q7mj+tW1SVvX33hJd3/MpskyRBJOecJdo8NHgor3g/q
 yWhfj5nNFUoIMoxl+NuRe6gbmwwSH9DUnAI7a6LAHoBkfth9pLm26hYfMypoYBIE
 R3MM2ywDdMRNUIAd0JseBmLLQ2Ka/jU+UdIH3+wd9FY5f4+ghNmRIsnxaWVy4aI/
 /nSMDR9jb+8lNgmZzqTJmDPBmK18AZdCc+nnrifyfCls7uwux4w/F4zJbReYkU/W
 YKVxbUWO/C0dmRC1vOOcfRsmduMjWex/5wj+kStNE20j8OVeLdY=
 =4h/m
 -----END PGP SIGNATURE-----

Merge tag 'samsung-drivers-6.18' of https://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux into soc/drivers

Samsung SoC drivers for v6.18

1. Google GS101:
   Enable CPU Idle, which needs programming C2 idle hints
   via ACPM firmware (Alive Clock and Power Manager).  The patch
   introducing this depends on 'local-timer-stop' Devicetree property,
   which was merged in v6.17.

   Fix handling error codes in ACPM firmware driver when talking to
   PMIC.

2. Exynos2200: Add dedicated compatible for serial engines (USI).

* tag 'samsung-drivers-6.18' of https://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux:
  firmware: exynos-acpm: fix PMIC returned errno
  dt-bindings: soc: samsung: usi: add samsung,exynos2200-usi compatible
  soc: samsung: exynos-pmu: Enable CPU Idle for gs101

Link: https://lore.kernel.org/r/20250912135448.203678-2-krzysztof.kozlowski@linaro.org
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2025-09-15 16:18:39 +02:00
Shubhrajyoti Datta
8b0d03129b cdx: Export Symbols for MCDI RPC and Initialization
The cdx_mcdi_init(), cdx_mcdi_process_cmd(), and cdx_mcdi_rpc() functions are
needed by the VersalNET EDAC module that interact with the MCDI (Management
Controller Direct Interface) framework. These functions facilitate
communication between different hardware components by enabling command
execution and status management.

Signed-off-by: Shubhrajyoti Datta <shubhrajyoti.datta@amd.com>
Signed-off-by: Borislav Petkov (AMD) <bp@alien8.de>
Acked-by: Nikhil Agarwal <nikhil.agarwal@amd.com>
Link: https://lore.kernel.org/20250908115649.22903-1-shubhrajyoti.datta@amd.com
2025-09-15 16:18:29 +02:00
Arnd Bergmann
68454c6fc1 Renesas driver updates for v6.18 (take two)
- Identify the Renesas R-Car X5H (R8A78000) SoC.
 -----BEGIN PGP SIGNATURE-----
 
 iHUEABYKAB0WIQQ9qaHoIs/1I4cXmEiKwlD9ZEnxcAUCaMPlPgAKCRCKwlD9ZEnx
 cKWFAQC4fsZMpnUU2dTjCAtKftCJKD75hJlk74xFbCwcugCAKwEAs0xdHfeHBE4u
 iLNrvwOvmNpXI/vHkRS413R/PJ/HMwE=
 =pOCt
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmjIH/UACgkQmmx57+YA
 GNljLQ/8CChNouTy3mGIb7ydHAPjDlzWVdidvCckHLeZPTktGSIbbyANUGNOGKiU
 sxP1Q/Vg5+1EgVCn0hEFMYfI5UqnmMabHTxC5dXthQ0Z/q9DmDsrRPdeCdRxE1wo
 ixykN+uwK4DQ2fUO0aD/YOV3TouhgDGW6pJ0qafnCkI70aces/FdSdr/WkCRPnO8
 5CaUjFY/qKlSgngGwy+NJb9gdwsfxgUZiv1mTl7CNvNoTARnQGJm6Q7olJFvCtV5
 RmYrpd9w6IT/tJp/OB4nrbypWP/QMyb14/AVpuFSCBpDHbsf0pX4etTLRmsiNZoa
 405QBco2rosj4RCLVXXUEDKrE3t+42ON8HqMN9nX19jagDoEV2y9PbDN02QsLqdG
 kB+cK65lhWaVJaGqt15MxYOwrCXfiYC9G8T95jDCrNrVJ3EzIHVQcdQDVFDJ4x2a
 9n9cLU0pU4gYYFMWjAaSVmJ1HXQkrx3PsibM8Amr8VRZoIIr2zwWEDCN2ddBFqY5
 uBqYQb3Up0iANaaE8xuOrf0/yreJLclUVxsl++XKpxLxV9AeneCriq/TQ2KGJltU
 +8o9Joyz2Gdw1jDPcGGhoWz04QpHURGvvuRPfRkW3SjwH114Lm64KYtr8KFLqlYn
 qj/DMjr4S+zQQQSzOSM+pHjcISdLf7gR3p4Qby/7i057gWjSsic=
 =2n4D
 -----END PGP SIGNATURE-----

Merge tag 'renesas-drivers-for-v6.18-tag2' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel into soc/drivers

Renesas driver updates for v6.18 (take two)

  - Identify the Renesas R-Car X5H (R8A78000) SoC.

* tag 'renesas-drivers-for-v6.18-tag2' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel:
  soc: renesas: Identify R-Car X5H

Link: https://lore.kernel.org/r/cover.1757669914.git.geert+renesas@glider.be
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2025-09-15 16:17:25 +02:00
Arnd Bergmann
820429d53b TEE protected DMA-bufs for v6.18
- Allocates protected DMA-bufs from a DMA-heap instantiated from the TEE
   subsystem.
 - The DMA-heap uses a protected memory pool provided by the backend TEE
   driver, allowing it to choose how to allocate the protected physical
   memory.
 - Three use-cases (Secure Video Playback, Trusted UI, and Secure Video
   Recording) have been identified so far to serve as examples of what
   can be expected.
 - The use-cases have predefined DMA-heap names,
   "protected,secure-video", "protected,trusted-ui", and
   "protected,secure-video-record". The backend driver registers protected
   memory pools for the use-cases it supports.
 -----BEGIN PGP SIGNATURE-----
 
 iQJOBAABCgA4FiEE0qerISgy2SKkqO79Wr/6JGat8H4FAmjD5vIaHGplbnMud2lr
 bGFuZGVyQGxpbmFyby5vcmcACgkQWr/6JGat8H7nMQ//afmnhAZKFnHjCfhSuk8e
 u7mOCcL32+SY2R2i/OSvXzLNo6zAfpqKPjyBT5h/DEYK+bAgHSNeCNCgmmxvrKkg
 3Zptyi4+kW+XPcUvAY4yT82JwhpZoR2YTnmGjDQzhLBcIlHRDHUmVblK7XUkBHUV
 YrCqc6HicqcqCKZT8ZWTWa/K1lfe0xvQWOJYVFN8yF867ThHimyp7XJglEsRjUUQ
 ygPLRZHZmMNq3Paoz3WQk4v4RDEC+VNVS8DxAvYvN75dSAn7b0v72i2Y64Ox+0BO
 2RQcN+PTeHCvGBng3r6PP8gW/nbPQhtu0pCAkARK8xWkTUamWP5H/DvhgzdgO45T
 em9F+K4NnWtep9VtfE1dYLoe4ktyyqjmojaE+izCXOX/xtQ2V9xKyDHuPZccmLXV
 p9/fXLSyVEy2NUD9W4x6tkfNdnLMINLfPJzNRT8VCFqu9ebc+ldq3Gg1zCoHaFWx
 VaOQ9KtelfuNcRLauFy2f5mXkkzf7GKMTgvj636WZBk5fqCCnMF55JJhucV2hD28
 I5vKJkfLGDPAXaEuPJut86MZ2bXXEVxhT9i05hb2qVSGocfPuLqwdrOYYJ253wL7
 xUmVxWnwEMMK+JKfiMOOW5wdPxrzee6idUBUWZe3y3xqXkTnwFY8KP/CsXV2a7SE
 Zsm9/kcU2N7xBzHwocvCUys=
 =l0SR
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmjIH7kACgkQmmx57+YA
 GNl8kg/9Gy9WbDLCvfu6CKOT5g7Z58jF0z1RetGA92684rCDW3hZuyiAy3nHp3h5
 aSkGpJd8hcbJ6S89de7XXY4u0cvFzW8bxX9Zsb7XlKilGdzR5aNs02AHqeJ1BHkV
 UcVH+zTB/qrg5JIH68RBD2CLDr7ScnlCa/1IgjU0rIuyilPDC/hsoGjazHV9mG0u
 s9ieaHedVgzruNPtAy7MZyJyehuhgGTZh8mJ6O+AN8qWVSu0EIDYNVaT3dZiG0M+
 M1N7C2Hxe0RMWd95+xotnz+o/3ifuqkK5BdsuomZT5X4A2oR7rxYb3En+Wsq7/aq
 7x4Gdn+8W4eULKepr3l0wLQYVKCYKxbm1R7rKnfYFDOJFZwOyH/h9H56ouO2bekE
 h2MsgV7lhKmMhrcAGIN9OsIz9DdPqj4n+z6lqyrCvSsWXGcKtTyTONsrzS3eKTv9
 GdfpIkG9pPSlJFH1sO8OegRsolAkxUOx5P/PgdSmiGazKhnBtmFHlXXn+X56fcia
 kdwNEBZxiynOkGZjgvqtQWYYr2yXD2YOp00eQHI9rzj8tL38zM49aSO8DlG41rhT
 BK5Q1Qsr+dyCpb0/AUdz71LCAz4cKfIYGRavOpZXoNMi+9/+k+2/natLBOA4jetr
 wDp3LH8av435LRj/g87zI8n9d7G1NMHaRWJZzOfXquFdTlH3kYk=
 =z4o4
 -----END PGP SIGNATURE-----

Merge tag 'tee-prot-dma-buf-for-v6.18' of git://git.kernel.org/pub/scm/linux/kernel/git/jenswi/linux-tee into soc/drivers

TEE protected DMA-bufs for v6.18

- Allocates protected DMA-bufs from a DMA-heap instantiated from the TEE
  subsystem.
- The DMA-heap uses a protected memory pool provided by the backend TEE
  driver, allowing it to choose how to allocate the protected physical
  memory.
- Three use-cases (Secure Video Playback, Trusted UI, and Secure Video
  Recording) have been identified so far to serve as examples of what
  can be expected.
- The use-cases have predefined DMA-heap names,
  "protected,secure-video", "protected,trusted-ui", and
  "protected,secure-video-record". The backend driver registers protected
  memory pools for the use-cases it supports.

* tag 'tee-prot-dma-buf-for-v6.18' of git://git.kernel.org/pub/scm/linux/kernel/git/jenswi/linux-tee:
  optee: smc abi: dynamic protected memory allocation
  optee: FF-A: dynamic protected memory allocation
  optee: support protected memory allocation
  tee: add tee_shm_alloc_dma_mem()
  tee: new ioctl to a register tee_shm from a dmabuf file descriptor
  tee: refactor params_from_user()
  tee: implement protected DMA-heap
  dma-buf: dma-heap: export declared functions
  optee: sync secure world ABI headers

Link: https://lore.kernel.org/r/20250912101752.GA1453408@rayden
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2025-09-15 16:16:25 +02:00
Vlastimil Babka
40522db59b slab: move validate_slab_ptr() from alloc_consistency_checks() to its caller
In alloc_debug_processing() we can call validate_slab_ptr() upfront and
then don't need to recheck when alloc_consistency_checks() fails for
other reasons.

Reviewed-by: Harry Yoo <harry.yoo@oracle.com>
Signed-off-by: Vlastimil Babka <vbabka@suse.cz>
2025-09-15 16:10:10 +02:00
Vlastimil Babka
6f6fcd4634 slab: move validate_slab_ptr() from check_slab() to its callers
We will want to do the validation earlier in some callers or remove it
completely, so extract it from check_slab() first. No functional change.

Reviewed-by: Harry Yoo <harry.yoo@oracle.com>
Signed-off-by: Vlastimil Babka <vbabka@suse.cz>
2025-09-15 16:10:10 +02:00
Vlastimil Babka
86169b00f8 slab: wrap debug slab validation in validate_slab_ptr()
This will make it clear where we currently cast struct slab to folio
only to check the slab type, and allow to change the implementation
later with memdesc conversion.

For now use a struct page based implementation instead of struct folio
to be compatible with further upcoming changes.

Reviewed-by: Harry Yoo <harry.yoo@oracle.com>
Signed-off-by: Vlastimil Babka <vbabka@suse.cz>
2025-09-15 16:10:10 +02:00
Matthew Wilcox (Oracle)
f4930de03d slab: Remove dead code in free_consistency_checks()
We already know that slab is a valid slab as that's checked by the
caller.  In the future, we won't be able to get to a slab pointer
from a non-slab page.

Signed-off-by: Matthew Wilcox (Oracle) <willy@infradead.org>
Reviewed-by: Harry Yoo <harry.yoo@oracle.com>
Signed-off-by: Vlastimil Babka <vbabka@suse.cz>
2025-09-15 16:10:10 +02:00
Mateusz Guzik
f99b391778
fs: rename generic_delete_inode() and generic_drop_inode()
generic_delete_inode() is rather misleading for what the routine is
doing. inode_just_drop() should be much clearer.

The new naming is inconsistent with generic_drop_inode(), so rename that
one as well with inode_ as the suffix.

No functional changes.

Signed-off-by: Mateusz Guzik <mjguzik@gmail.com>
Reviewed-by: Jan Kara <jack@suse.cz>
Signed-off-by: Christian Brauner <brauner@kernel.org>
2025-09-15 16:09:42 +02:00
Arnd Bergmann
15550d05c5 Use SHA-1 library instead of crypto_shash
-----BEGIN PGP SIGNATURE-----
 
 iQJOBAABCgA4FiEE0qerISgy2SKkqO79Wr/6JGat8H4FAmjD48YaHGplbnMud2lr
 bGFuZGVyQGxpbmFyby5vcmcACgkQWr/6JGat8H6ZcQ//fo3xPD4L9qB7ukg1dlXh
 8Knfht3XnCFLgPO9RwBfNjDhq5WGdSZ8+1vZarCLhlbh9+INNdVBinRvLBsDvMG5
 eoTLkAD3Qtzd9BxjFZ+mbYs8YnZi2lXxN5vB/bC6NL2BlW+Dxloy7wm9v8eoz/L4
 ggQ8rcv0QXdttODmmb6M308fP8hpgJb38qRjeB83e+cixjHIhBDbQZYzgZJ7nbn4
 oJr3TKQ2/2vBMIspyeS+BqJ7qsBswdE01wuvwwNV0c/YoWeP5nEbwtewhxk7acvY
 DDoyY9blXvgaA67PL/J7xR9cCNSvu1cvf3xhc2rlQRZP1xFtipBYH4bJ7q4kp67D
 D8dlNhVgnbMKkbXWU1xlu2grvxEjgEDbqn4YnPlWpV39PBVBmF2s/uj5aMkZW7qv
 YXLVbxJg/KMNgg5aogLodJewBXJ7J2HaMmFKVkKgytjDACTBNG6mwDNlChDEbjzM
 7weE/4hRar+sESElQV9sPuHPA1cMBBJMMId7Ya0UctT3OXF1o3WacuPmRxGZpjaM
 vpc5LiXrYlJHTqJ/Mk7yHQNF2I9tvnalPNvk5T1bMYeo4ipJLYu5Qf00HmjUoQpr
 ylKOIuuFcN5FAHfl2omWJtkkHkG42xF6M3B/yhW2DcYoHEV7wel27tOxFxwsOydf
 O3a0ZZxgW9fplZy7p440dTE=
 =S4jT
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmjIHEAACgkQmmx57+YA
 GNnITw//Xh6l+Geozp6Nd97t/b4fGt7bQPVAJ0Q8aI1ERkZmLkaqN0vBlQc7zhfK
 TiUXcdooeIz3NI3AaVh8FcFYKxv8gD5jT1Ro2GQKFHP6R3N4G8TwFyAPjEsiSvGG
 A3WXZ4qCQSoWNibHWgoeuCV4SsV2RgsmoMrH7CYZ5JSOsthduZqaS7QsRz73wQok
 oDEy2aHEFVzd4R36GKvIjvQBI52lzkzn9PGYUat9g72OxNTuvAYbKfEIgH5cHMhO
 5dyIxgCjrte6YeSmE54r6YxXae5eW83BJpU5in65pGsK0eti8B9LbiQewadiDqUQ
 taV7k6mDA2vYfyztd+mxCZJEZnDOVqKwV3sCflbF99aNRVgxTBGBDnANposEq9bE
 PnuPHvhMPRNF+JO93EqfTfUddzx6ssd1pZFB8Q4e4GqpRJh010iUSEMW6Cxl79wG
 sRrLbQAejMtjjS7RXJUCUIiJR23ieJW3bB6jcDoXkTLbsK9D7jGwe15WoFhkjEqj
 PE1fQWb/2CPytSELaRTyVnKuCHMb2FrlneQMAaz9t1HpbzUomvgxY27LpysWu80f
 oFekUjLjd6bXv6t7FTCfhaBiz9shcyMdGonkRPEJA4acP1LFPiEcIq5tnfk62Q+K
 SPb7YQSXSGzhK3Ij7RtIm4BLcaVabbxSzLxdzKHnisnK91aPyMo=
 =8yQu
 -----END PGP SIGNATURE-----

Merge tag 'tee-sha1-lib-for-v6.18' of git://git.kernel.org/pub/scm/linux/kernel/git/jenswi/linux-tee into soc/drivers

Use SHA-1 library instead of crypto_shash

* tag 'tee-sha1-lib-for-v6.18' of git://git.kernel.org/pub/scm/linux/kernel/git/jenswi/linux-tee:
  tee: Use SHA-1 library instead of crypto_shash

Link: https://lore.kernel.org/r/20250912091611.GA1442659@rayden
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2025-09-15 16:01:36 +02:00
Arnd Bergmann
a97c004c9b Use sysfs_emit() for sysfs buffers to userspace
-----BEGIN PGP SIGNATURE-----
 
 iQJOBAABCgA4FiEE0qerISgy2SKkqO79Wr/6JGat8H4FAmjD4XcaHGplbnMud2lr
 bGFuZGVyQGxpbmFyby5vcmcACgkQWr/6JGat8H4u8A/+PTlw6r2toxQy42MC6INk
 7e/MTYu/zl5AZJu6CDBcUCw69xgDOdVzJ6I2TYYc3P05txstkhkr2PlEf5Zx3uod
 IXSRI4BUcCDcOQaMVa2Rmbkqcjb8xfl1bVPlrwZILdebrgh2hTB+r9hWDMqVwvHq
 V0vcRMyXAlrWLxOSSCyxwdWXkUieNt3XwHUSzqfaRSbu+QxrLh8yuar31bJsPkYa
 MTbWUTi7j0aMWrjxtj0R+kn/2eZm6tU8ziOcL4WiFcYyrEZrR5hSN4kWRKrfthTO
 0nPOGbW2y2c+8ktAdbXGHRqQ53BZOMVAwZlIkAephIGXTw4mgoYN85vCoA/izgji
 Neh00aWLbsq8f3L7vZVAi4uFbutvzIMRABK2EhxOowLILMb/WuxGVZcL1QTIk6Lm
 opcONxDxWUETrynlP59pwQbSonboJ23ivLo94bBxsd7Wo6Um2/S+hYX+jrjIIgLZ
 BezWcUh6GJ0y61E7vwR9/tKqnH1+Vckn3i8UyF+H/lxK8HrvMftnZmZ0wOd+SNzE
 JM2VJTHxnLu+pPFNB3KIoEIfiTcU1OD07kg/Y3umZXooaUtDd8iwA//l2/C/iAOv
 L98WrrgM9wD2+9LyhA4sIM9M7JpMzKQ6MZA8C9IkvhWZtKbti8DshQy5gwKXJ6b1
 keb8yliUEGWa5HNxdmxsetg=
 =sasP
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmjIG2wACgkQmmx57+YA
 GNl5Pg//UalC5sC9ZPnZwk503e1CzBvYg4A5FaOq/u7Hkz7nk5Ezi96rNfO9ExM+
 z6k79tmwHZ8jZKUOi1p3DeM9FP2fPwhWsZYX+v48pkdrPG24MyYNsoCvG7CiJ0aH
 qfBD+uoEe2leG2jEZCU9hLqV2IWEHHrMMt8guzFBK8oUdIxwkdHuvR/5lw96Vye8
 NTGR+s/SxvkhCzeRI3m2ziah9csNuE1Lcs1IWBSE83XcnueqUMbLR+3W+skO0ZyZ
 mR2Hrt/ZOxjOMSV3FknnvA3EUYIYe8/uSB5VtisSsg/82BxtJWgioYXQ6Y+7z1Hp
 FfmimqNWPAQbD93sXapU7FhdnFRWiuTIayA2CoK4IPb3ioWvsyKz1GwKDrfp8T6v
 XYDHYxAantA4hqKRnbKCCpRqNQ59s8CttKCh01oYTIJoJtfYi8dSxUR4Z/OC7mO/
 usiYpy0LBA5CmuZUtPDW+a4y5sq6pshbmJBcthE+chsA33rqNgi3TwPclBlRSUNe
 hGhnGQVo12H9kvdKh77XqhXESg3N/ItzNS4eGYP6dWW1q5ntQXh0joPVtUvQsno6
 WauLk6F+e6E/O4pLDuA6WssEZyzG+/eIYurNtfuVSvaQiRr8QC58ZMpYD7vxvdaN
 rdzQDgOIFaCewfADQYx8Nw/2fdKgUyy4962tZIhJQ5tKMMh7gtQ=
 =YXIO
 -----END PGP SIGNATURE-----

Merge tag 'tee-improve-sysfs-for-v6.18' of git://git.kernel.org/pub/scm/linux/kernel/git/jenswi/linux-tee into soc/drivers

Use sysfs_emit() for sysfs buffers to userspace

* tag 'tee-improve-sysfs-for-v6.18' of git://git.kernel.org/pub/scm/linux/kernel/git/jenswi/linux-tee:
  drivers: tee: improve sysfs interface by using sysfs_emit()

Link: https://lore.kernel.org/r/20250912091000.GA1441709@rayden
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2025-09-15 15:58:04 +02:00
Arnd Bergmann
d884492491 HiSilicon driver updates for v6.18
- Fix a spelling mistake in the HCCS driver
 -----BEGIN PGP SIGNATURE-----
 
 iQJJBAABCgAzFiEEQeMYD8qOQTc1R/snC8hXbtmJZlwFAmjBKDsVHHh1d2VpNUBo
 aXNpbGljb24uY29tAAoJEAvIV27ZiWZcCoYP/iSA8fpoCDJTMP/1Pokthj06gu7S
 5YlzRL63ecbqEsT4NrKAN2mWJIxkeZlG0Zb9SFoXZ/9Iu8bG8TIydVWKrLm6ROWq
 lnZ/Kyk2wIRI8H64AaPnInUevEqADp+yWUcdCpHnkWGzOUcOS3liu9mHWTXsoLuC
 yPDIRibTg72+vfUQc/uXZghYdCnRvEDGyILMw85eqosq3Uijijkhbx3u0nUt4b+n
 IhJ3WWpWODK9skKRI5EDnjiou/J92XGHp1V+z25nc9Js+pncLJUxya4NMWRLAKDa
 kl6QeAJgCAtDsXt5vLWDuVAKcn+sKN/pswn7ZlMX/7Nf1N0HtBuS1a4WQEXIDZeN
 gXjm4nIlldIu2IWIbvgwZqv9NEtf3b6wlRixhg/8tgoOqLtGr153qhRScacCiBB1
 eznrWNRqKKPW0Gp64uIx7PCRWP+jftmfpBzjkUj3ctFDIoqv8UGWPsMsAJj2ukPF
 wb2B20pZPyIqHifQU73zE3W0F572qvleFuT2f2kj1d+caQlVBUkgH4MqQK3npszz
 Ou4Pe57deDO6XjgHw9p4fM9iQnHF9Di8U1hqATBvE0uqtPFAJG7OAyTX79FnLAnb
 of/xra9FciIvtKm9o5UpvLKXlXW/CJ4CqixyT6VfSbQjHIEXMQ6Y/9g1VN2CNMWI
 ZyKUvnshP1X66ZOU
 =UQfN
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmjIGz4ACgkQmmx57+YA
 GNn7RBAAlU6cqfTaYuELYgbChVTpmfBrk578m0on+EzdZoT3/FOO3knSAWTX0jUW
 Fh+OBoIBZO36ihufwven99TZlD2ZVReygLmLaWYIHVTdp8fCAjSucpDnSfx/L34i
 5Sx418yeD4xWLaRxA9Or6HXbbpfSchewYyz71J3xvyvkwbpCdBDf6CltOIrSLLUL
 uHBVWwN1k/AnUsh8Q8xq2AiXN1fMdUMFS4JZCo+2uaOcN6iF145NsO3qgzc1oLwc
 cuufgD0OA/5hBI3vxbL2XIdSb4W+DbT1tWsVrdnrLHOWzgZfog5Cm1qLwBQp/wut
 gfMKzOTwWub6DnOvP0e+wKVzl3pgz4Gob+LLGwlVFmsSRe0rwDWeGkI9obE6f96u
 1Vya4Udbxivr7T4cu+gTlSoCJ78cMja/LZamFFVtZNQXan6dtMkA1BvzPFNh5+C1
 QQNC4JDVaoaQRnz+cn3V4/pAqlranccIa8U84HUKAssuRFI0F/iK6QeS92mf08Jm
 qa6m5raekWazwSlnCGx69n4lVKLq/w8oycIYh50TBVhc50yH1Qkf+lt1JFt2O+Dq
 KIicYwZIhsIqsXfdvLjus10hxWE0T3SyWz0PETMTQy5NNMpePaUazyrITT8pZA+Y
 I0+IwQdzuTg+Wm1Skl0CsAqH/aoAjOQy27qetaaM/H0ZHuIl1YM=
 =w1EA
 -----END PGP SIGNATURE-----

Merge tag 'hisi-drivers-for-6.18' of https://github.com/hisilicon/linux-hisi into soc/drivers

HiSilicon driver updates for v6.18

- Fix a spelling mistake in the HCCS driver

* tag 'hisi-drivers-for-6.18' of https://github.com/hisilicon/linux-hisi:
  soc: hisilicon: kunpeng_hccs: Fix spelling mistake "decrese" -> "decrease"

Link: https://lore.kernel.org/r/68C376C4.2030808@hisilicon.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2025-09-15 15:57:18 +02:00
Arnd Bergmann
ecdca1af96 Qualcomm driver updates for v6.18
Allowlist the uefisec application, to provide UEFI variable access on
 Dell Inspiron 7441 and Latitude 7455, the Hamoa EVK, and the Lenovo
 Thinkbook 16.
 
 Disable tzmem on the SC7180 platform, as this causes problems with
 rmtfs.
 
 Clean up unused, lingering, parameters in the MDT loader API.
 
 Unconditinally clear TCS trigger bit, to avoid false completion IRQs in
 the RPMh/RSC driver. Fix endianess issue in SMEM driver.
 
 Add pd-mapper support for SM8750.
 -----BEGIN PGP SIGNATURE-----
 
 iQJJBAABCAAzFiEEBd4DzF816k8JZtUlCx85Pw2ZrcUFAmjDQ+kVHGFuZGVyc3Nv
 bkBrZXJuZWwub3JnAAoJEAsfOT8Nma3F0S4P/RkgxyLagOcz78CCRG2kgYvxak29
 C1SF9AP3V//xX/oJ+o9anAmcx/3no+q8QX+/ngnfhypBf9g0OPxpbNEWN8jqZQ2C
 tBAMtjEViXDhdfrNH8AEsYlstj67Si9E9OgQ/UO56U6VEsqDtGui7D1H46VwkKS2
 LcxpsWVBgyEd8RA6fskZx/bb/S4Um/SKm3Yaux3VQ2xsSyUp6y29ubNVRU9eVwUN
 dpiKqDjkXSKvt6Y9DxyhL2Sa2aHm7K0+ulUGIWrswKckzj8LFdzX4snzf7AIItju
 DNYXYqnKeZsj54fwLKH4nKVS4iZA1rPKRkXxYNPEWS8nmgRy6E+Ye1IknWAFxe8I
 aw/otkp9Dh2JOITZUi6cU8NzTvKQ7HAMDSkCEMHCaBopK8DSnA5gwDlzQI8YQWJm
 Md2Ga1XpP9/Y4Z9uNal3fCU2bPulH+8w9l7A4sVqSJITXxX7vNF+tvEsNjlx4AaH
 NRIk5gLavZ2m3CW8wczyHPpF/Ojl+N0GFYgBBgWCi0jRTTq3Cb0jNuZAfJszn4jB
 cXWSPnMc8BAqiNnlG0EI6/ydVeAlSDssYzRXmx4dvyinMGvgdlE6s6V4dvZQRMhh
 8gsSe3xVkYFVkjSAhfrx4vI0PFEU0DfjVyS5Dq0Y3I3sutTP6eF8vYEq3DgqudPS
 SZW2s7ZiO86dUqYG
 =CIAf
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmjIGv8ACgkQmmx57+YA
 GNlyvBAAu2zlrRL9dBZyUAr05hz3rY4+SJXDqXofeILKBIXioHVW+8iX/RSdNxwk
 3L88ZNb1GJ7tszNDENnb0ObEIRYAirg4zLilVqUoikRrNv7bhoTXve13pk63imOP
 feHwPu+euGyq0KOLCO2eB4mqWlOIVxU2y0BI+rCdJ2ogVAMEfK7ZA/SoDKUAoKGV
 8kBX/0i7/SICL809vgKqyeK8wtmKNtitQGYrux4yclnznoXqUXRyrKyYPx9o+7RN
 HO3D2v44W2tn8rvLOTP92TdazEoN7cYJf8557I/tooZDTSjNzdgcEeO4qZqhT5Gy
 H2HCBaS1b4gwSJAGNQs8SeCgcBg9usm77rSGAbtNai5fW0LRb7Ig7lkJbRCBsWJy
 /Zjr77SOiWAS0ALytv8XWiv8s707P+IUWktGzoq7e6QuEFnXRboU8RKt8aLce5wt
 rcqAl7qCSbjEig980hL5p8nbI7ZEBEU+mcxxqN5M/qkDx9FiadxPzZ0+vvplP97p
 dScGRcftLD1+jF8TycbyWPuxQT7naZNARDFWMxMScHuw2hVfyg0y+KcdadH5Evc9
 ocT+XrzZM7xCDYFd1ksZmuaIzM6rVXINqdkQc/mDbbKqsBKLkvHaonHP2eMo0Tld
 Tgum98+WUkLcHpJtWEgyRZmcqRoEy6HLYO8vXLZhFcTguUqeBrE=
 =y2UQ
 -----END PGP SIGNATURE-----

Merge tag 'qcom-drivers-for-6.18' of https://git.kernel.org/pub/scm/linux/kernel/git/qcom/linux into soc/drivers

Qualcomm driver updates for v6.18

Allowlist the uefisec application, to provide UEFI variable access on
Dell Inspiron 7441 and Latitude 7455, the Hamoa EVK, and the Lenovo
Thinkbook 16.

Disable tzmem on the SC7180 platform, as this causes problems with
rmtfs.

Clean up unused, lingering, parameters in the MDT loader API.

Unconditinally clear TCS trigger bit, to avoid false completion IRQs in
the RPMh/RSC driver. Fix endianess issue in SMEM driver.

Add pd-mapper support for SM8750.

* tag 'qcom-drivers-for-6.18' of https://git.kernel.org/pub/scm/linux/kernel/git/qcom/linux:
  firmware: qcom: tzmem: disable sc7180 platform
  soc: qcom: use devm_kcalloc() for array space allocation
  dt-bindings: firmware: qcom,scm: Add MSM8937
  firmware: qcom: scm: Allow QSEECOM on Dell Inspiron 7441 / Latitude 7455
  firmware: qcom: scm: Allow QSEECOM on Lenovo Thinkbook 16
  soc: qcom: rpmh-rsc: Unconditionally clear _TRIGGER bit for TCS
  soc: qcom: pd-mapper: Add SM8750 compatible
  soc: qcom: icc-bwmon: Fix handling dev_pm_opp_find_bw_*() errors
  soc: remove unneeded 'fast_io' parameter in regmap_config
  soc: qcom: smem: Fix endian-unaware access of num_entries
  dt-bindings: soc: qcom,rpmh-rsc: Remove double colon from description
  dt-bindings: sram: qcom,imem: Document IPQ5424 compatible
  firmware: qcom: scm: Allow QSEECOM on HAMOA-IOT-EVK
  soc: qcom: mdt_loader: Remove unused parameter
  soc: qcom: mdt_loader: Remove pas id parameter
  soc: qcom: mdt_loader: Remove unused parameter
  firmware: qcom: scm: preserve assign_mem() error return value

Link: https://lore.kernel.org/r/20250911215017.3020481-1-andersson@kernel.org
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2025-09-15 15:56:15 +02:00
Shubhrajyoti Datta
54fd6bd42e cdx: Split mcdi.h and reorganize headers
Move bitfield.h from the CDX controller directory to include/linux/cdx to make
them accessible to other drivers.

As part of this refactoring, split mcdi.h into two headers:

- mcdi.h: retains interface-level declarations
- mcdid.h: contains internal definitions and macros

This is in preparation for VersalNET EDAC driver that relies on it.

Signed-off-by: Shubhrajyoti Datta <shubhrajyoti.datta@amd.com>
Signed-off-by: Borislav Petkov (AMD) <bp@alien8.de>
Acked-by: Nikhil Agarwal <nikhil.agarwal@amd.com>
Link: https://lore.kernel.org/20250908115649.22903-1-shubhrajyoti.datta@amd.com
2025-09-15 15:56:00 +02:00
Arnd Bergmann
b609d74217 This pull request contains Broadcom SoC drivers updates for 6.18:
- Andrea adds the missing MIPI DSI clock defines for the RP1 and then
   continues to implement the remaining clocks for the RP1 chip (ADC,
   I2S, Audio in/out, DMA, MIPI, PWM, SDIO, UART, encoder)
 
 - Akhilesh fixes a spelling typo in the bcm47xx_sprom driver
 
 - Brian converts the RP1 clock driver to use the new determine_rate()
   API
 -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEm+Rq3+YGJdiR9yuFh9CWnEQHBwQFAmjBsfEACgkQh9CWnEQH
 BwRk7A//auWiAmOmrk/T5qV2v7whmnmafYO7blhwj9ltz496OnRJZtPExN7eLcze
 9SaiPwP6vDjvys6nkfipsviT+E8UKRRqT7aEes/v6nqhGfuoNslTQyPKKzrgsoXm
 fOKgrsw6wDuUpp5nmkpDMJASFgYJd3xSH2SbZlwAizxuiSzGO8gMdxzo8oCMJ3tv
 3NtzBuaVFScrpwX8/4fFdafQcxl0gWrEHx4bwDkhh5PFTL1/3tH10IcD1iuAwTvo
 6DBndgYhqv7aA/N1hXuYZgnqVAApjpfGWcF1O8Hwq+3shcp/iOOSqFgnibq34yyv
 RU8wxE4OansaR1uVdrpSjrNmqRb14uNrBfZP/XOefpcu38YBeKF9WvBhmMzwoI94
 sStmtpbzisXQnLF8MzOHH0byOO0BB1ITWZLeHoYtHmpvOqhhF2PFq9qCzpgKJnG8
 G6P/IZDMxhFtvyQ/GPSTR8cqHtUMpOQ8K69Mz04gSFp2cAz4tYuKvtR3OVo5GfxI
 ibmcW2biTEh5y0sRdr/K7cZ3RgP82xsu2Ogeh6pKMUAJaaARwXpJD0/ozm96K0xH
 NaZDGlRwo4aeicdekLbrHmlwuACVYV7B7kQJy72Oe5ZIibdQ7T4ejMRqtjT3Sbg/
 LMxW28rN2nQhgycgB3vV1QNJjCvHkedNFgpvWgF8XPIZ/Hp5VeQ=
 =qQ7G
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmjIGfIACgkQmmx57+YA
 GNmHJBAAqeytiS9Iz42+aE93AqI3uyzHELubQBYjWUcz88H/UNn3jjnlPUIOJFgX
 m/Xcgqnj5tgBkVqcwPl38GyV3Sd8EgerwP47mrt36JTVgK3EgsDeSUJs/sRNHrD/
 R8rhScthlETwAr4uApcL+SPIcENuf6kk8AyIrP1kFyyq6bOHzVbEJVCT0qFqzQfn
 MDLy3BxJKbhgW7EX5Mg20OhuI4Kezk+lRpWwVszqhXe9mfMLuB+egS/gLKbvsF1Q
 rsL+aL3MvTDh0Ya+lX9NCs5o6j/YcFr5507TwupLg6ZJUBgzm82FEWjyU4641V8H
 LtFmgouekG1boKKX+pA3Ow5lwiAKXGxhB/0DR4OMBqDhWoD+LyycqyKvBGQVFon2
 q3T8ywQLkKcpPD5VcmgWSHdsqK+vNq83k31etZK/pTlzso/pcm2fEoHBkE0bo8cS
 YwNPuDwAQ7D9o50T4Pa9FnGhU0y9qGvt3nD5ZjyN3DKyjVeWsnPZvpkiNMCi58Xt
 4+bKNSEHqOi4CnIfbpu0CEy1RY8C4/exKDO4rWOcfdEo8u7hW8IwD7crNzY3vQ0q
 Kq2xbVfTJorFzNSZ1x6VlkHp2UrjyruDek2sjn/BsIvz2uGACLARIZrYS+681wPW
 MW4wizuVXQRfCqrJPDxLa+CnQwmbZ/Fc2wWq8H7tScI+F6h67JA=
 =5iR8
 -----END PGP SIGNATURE-----

Merge tag 'arm-soc/for-6.18/drivers' of https://github.com/Broadcom/stblinux into soc/drivers

This pull request contains Broadcom SoC drivers updates for 6.18:

- Andrea adds the missing MIPI DSI clock defines for the RP1 and then
  continues to implement the remaining clocks for the RP1 chip (ADC,
  I2S, Audio in/out, DMA, MIPI, PWM, SDIO, UART, encoder)

- Akhilesh fixes a spelling typo in the bcm47xx_sprom driver

- Brian converts the RP1 clock driver to use the new determine_rate()
  API

* tag 'arm-soc/for-6.18/drivers' of https://github.com/Broadcom/stblinux:
  clk: rp1: convert from round_rate() to determine_rate()
  drivers: firmware: bcm47xx_sprom: fix spelling
  clk: rp1: Implement remaining clock tree
  dt-bindings: clock: rp1: Add missing MIPI DSI defines

Link: https://lore.kernel.org/r/20250910171910.666401-4-florian.fainelli@broadcom.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2025-09-15 15:51:46 +02:00
Arnd Bergmann
a4bd33f4a3 Reset controller updates for v6.18
* Fix the reset tree git repository link in MAINTAINERS.
 * Add support for bcm63xx ephy reset control to reset-bcm6345.
 * Add support for the AST2700 reset controller, as an auxiliary
   device driver to the corresponding clock controller driver.
 * Add support for the remaining TH1520 VO subsystem reset controls to
   reset-th1520.
 * Drop unnecessary .fast_io setting from MMIO regmap_configs.
 -----BEGIN PGP SIGNATURE-----
 
 iI0EABYIADUWIQRRO6F6WdpH1R0vGibVhaclGDdiwAUCaLmy0hcccC56YWJlbEBw
 ZW5ndXRyb25peC5kZQAKCRDVhaclGDdiwBv4AQDnqNmBORaHnhjZ+TCsOSsOhH7V
 vrZnhvX43JlGryGnNgD8DqShiRbQjlP4LsbPQg2j0HlW2HY68rp6P93bbwJwzgU=
 =a4JN
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmjIGa4ACgkQmmx57+YA
 GNn5kQ/+M/fzxYcAD9Ps4EvKHL0471sRml41kQLSQ0h1/pdOdclgBHzwrfcpOZdG
 +OHUO+eW1JTPYGaviXEsLQFrN6fWIVI3yhFQAg7EKoVq3lWdCGMs7miNRudFRQCE
 03L1K/zqUVI7Zy6uXeWdkpZROur3uhWmDJ+pMk7SvdIyvdTuRkVSQL8IejRymSoW
 fOOlCVHiHx94K63pcTKwe2ZbOzZu8uFO1SU/OssXoi0vWk56ZrKsSLsroHn0YZHs
 ZcgzsPmWCaxYK553EDHPcmVPhKzcb2zuGvdLF/2zQ3rLhQ0YtDCUAbKLsYY2zC1F
 CDWoQ8nIGTuQ/T59qFgSUztEe48kGN54fCSgGxBNXMtUjC93BKMoFW5awDKlX8CD
 oiPhm9gIkzLXAxZf1gJ5pdjhsZcP6KfY17iY+bStF4b5/rdA0S6lpdNmVIq8SYmn
 ACEap9r+OlfqSD//Mphc1kCsAgoj4sEU9sbh+P2hI+y+Rd8G58cAlrHEX3iKPaiG
 59uZExM54zVXhl59wZ3OT2TDIBnTU0Tg3mIZddPz/dVumfTnU13Cf56hB0aesjMD
 fbDjPakLWNoT58gJJO66i3SXGpqAA0WjkSwNIRDtwZoSErHTM+jK0gKqTu8sP7qs
 1RyUo+hOYmzYIEmuJ/vdXNMJ0rN3BIhdHtaddMImOJkHqAI1D4M=
 =CLa7
 -----END PGP SIGNATURE-----

Merge tag 'reset-for-v6.18' of https://git.pengutronix.de/git/pza/linux into soc/drivers

Reset controller updates for v6.18

* Fix the reset tree git repository link in MAINTAINERS.
* Add support for bcm63xx ephy reset control to reset-bcm6345.
* Add support for the AST2700 reset controller, as an auxiliary
  device driver to the corresponding clock controller driver.
* Add support for the remaining TH1520 VO subsystem reset controls to
  reset-th1520.
* Drop unnecessary .fast_io setting from MMIO regmap_configs.

* tag 'reset-for-v6.18' of https://git.pengutronix.de/git/pza/linux:
  reset: remove unneeded 'fast_io' parameter in regmap_config
  reset: th1520: add resets for display pipeline
  dt-bindings: reset: thead,th1520-reset: add more VOSYS resets
  reset: aspeed: register AST2700 reset auxiliary bus device
  reset: bcm6345: add support for bcm63xx ephy control register
  dt-bindings: reset: add compatible for bcm63xx ephy control
  MAINTAINERS: Use https:// protocol for Reset Controller Framework tree

Link: https://lore.kernel.org/r/20250904154135.2385905-1-p.zabel@pengutronix.de
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2025-09-15 15:50:38 +02:00
Arnd Bergmann
bb65501925 This pull request contains ARM64 defconfig changes for Broadcom SoCs,
please pull the following:
 
 - Andrea enables the RP1 pinctrl driver which is necessary for the
   Raspberry Pi 5 systems
 -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEm+Rq3+YGJdiR9yuFh9CWnEQHBwQFAmjBrx4ACgkQh9CWnEQH
 BwR4HhAAyEr+gk0A44XgqPTBmDAQjurkbTJ0sECGMGFQDeTR89nFtrSVX1FV7pcv
 SLrW7nW4PDhBCSPQAz3rGyVNovCsI2702pV1YdA5sZguH1Oc3K+d+pb9Ld6VjpB3
 PeTwxjRh2GyvRSDz+C65JY/GmTs89Zp5dSC3qNJB2DjWt/Zp4X7/TR1MhO91Skr8
 tD3lZ8GdHNqddfxBu38v2wwu9Yb4Nr+rsS1W8XQN0hMJpy56WOXCi23rvNk9JiMc
 OJhIBPydyYMwfv7SkWp/bw1UeS/owrdWtAKwT0oL0L8FzirXyWJ5k0Eaert1aZCq
 ifdndyMKtWOqAuAXthbQYnAIzUz6ofCeoJnTTvB0dXUQuesBGFOdxex5yBv4iFmK
 IsjxDiBnDLksRLRal/weeAC0mNPKF4oSW4OAPlIovrdmQPTCXOPYAwbHyJugNu1O
 /ZV7AHScwrx/2CXofZ/iIiXz9TImiayawqFHc/csc8b1VfP53gOkmcHHK5ajmHni
 f+z0BGirAx/H4ELpoPfFR89P7NNEpNePp0OVHbL6J/Y3xPY/DXT3p5dLKx8xyj68
 cwaBLdtwzjsq0HrszpQlP+ws57ZFigV1PtUH4uC9C3vjiw5CzvucRmW5zfVWRMge
 N5cd4zxY5IKLZxCN9EQ5CmlMG86bCF0t9Q3bM4083PWYTgpyTTM=
 =KbCq
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmjIGTgACgkQmmx57+YA
 GNmxuw//cERanl55JxJMrn1P6H5bfYCGpfGXQ42ekOE5KMjbKCPNecZAjGPsanBm
 zOzvFJ1PshgLvj8+otvrlb2jCbNgg+dUlQBNjvMcHharKIoiF03TFwcIp1bGr1F3
 jCxs+a8zxzSqQkuiaM3YzIiwLY9ioP+lnHnFrYwdmGm9TAQ6RszO2ZsNVkwvJ1De
 Iz6H3CAV7CNR6nUtvQCWgiixiPY5AVU5f5CN3EhPDOpqr1+KTtk7AWldF7+RDnFx
 WX7yDaWXG613eOAPhgsAkDIMEwFlRl6j+gfbc5tfkYXgL2UAAJDQQbfCndEYJyE/
 +xeSkWMOaS4ceILb7HOcNediEZ+Egx+64jsihoyhx5yjsEfEZKYYJDTC/wAiiVtR
 b6rDmk4hFgQs428urnc65P8wajjDSPOaFulh4SpxyyyQWt2uDvtNT1PcUMRlQNW4
 V2xbxb88ZPF3Zj55h1RM85oIpthzrvREzdDV1aCh884I/l3Jt0Vplufc13L0kmeL
 V/0Q5nOETcN44wEzGq+IuYncdsr1oISA8jxsS9FBK15c1iB5L9v5SnvExMY90HD6
 vtIrmel6C+JhnvVwPWoMhl7zoG7ejjrCggfIPIZIY7SjfZewwksfj7bT2CR4PzfM
 k8a8fk5tuw9AL/u+H3s5kYt+v9DN82zj8Is8RZlMbGz5JrcisHM=
 =VA2L
 -----END PGP SIGNATURE-----

Merge tag 'arm-soc/for-6.18/defconfig-arm64' of https://github.com/Broadcom/stblinux into soc/defconfig

This pull request contains ARM64 defconfig changes for Broadcom SoCs,
please pull the following:

- Andrea enables the RP1 pinctrl driver which is necessary for the
  Raspberry Pi 5 systems

* tag 'arm-soc/for-6.18/defconfig-arm64' of https://github.com/Broadcom/stblinux:
  arm64: defconfig: Enable BCM2712 on-chip pin controller driver

Link: https://lore.kernel.org/r/20250910171910.666401-1-florian.fainelli@broadcom.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2025-09-15 15:48:39 +02:00
Arnd Bergmann
92be260308 Samsung SoC defconfig changes for v6.18
1. Cleanup MTD_NAND_S3C2410, being removed from the kernel via separate
    tree.
 2. Enable Axis ARTPEC SoC in arm64 defconfig - new Samsung subarch.
 -----BEGIN PGP SIGNATURE-----
 
 iQJEBAABCgAuFiEE3dJiKD0RGyM7briowTdm5oaLg9cFAmjASNUQHGtyemtAa2Vy
 bmVsLm9yZwAKCRDBN2bmhouD1w3mD/0YjHIgmC0vdzRBCYva/5HpumUwDH+W4CxE
 2yY0yh64Su5X5R2s516DQXgwQKvg8eE0t+z9a/xc1wfDafyGxVyL9nUNYncQO6sF
 16xSIzC6Bk4PWZ4ma/l4B/n3+5Bt+dcwBQ+WEGFS4dueo2UYzrBihYuwB/B5UweA
 LpXRn0Gn40NtIvDOHJNjRfyd27/9fayJ+RkF/AFw+24qrjuj7BXhxbQeY7p2q83d
 pwhMe+S2GTWwN1Vi4CbN7yn9bfCmv5+eNZzqCmxvNNNoh7hAPAzptfc53B63miP7
 36LyB+IaumNPeYrR3YDyeN6UHuwYVW/gdD4/WHJ/Kz3Zn1RzjBl0hPKC7MqT36OX
 Fdpi9TCnhbOsiEau+XgEQoEP8JkgZT0twulxQ0NC3lI2wkN06TOfEvATa45lujtF
 Lp9LIDehIwumz/Jnxf0fgA2raL0Zr8S4mxEZJGyGf9stWCEt+i/AQ6RGNIWqAhQ2
 /ubWJ/uEtd/tteemHcxvB8pVwl/akfXjkD1Uq5zUx5neTFvI6CmsWTRVG+ROaeCg
 mc7yHxqW9b1L5BhNvzmA7aUSSE3f2f96gRZph+xq1pJxVsauuvEp63Z07b4jxIWS
 kzIxpOyCYQO9+Pq7A5/Z1IXPYHygeX1BCJSD9KKBrJE2qbEBvimD8FJcUFBIdGrB
 4CaALYBwJg==
 =ESk4
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmjIGREACgkQmmx57+YA
 GNljsRAAknOD3UV7bJnOB83z7D8lPg4Qmk/IulPaS+SFaCokuWm4gYSVHsUsrdyF
 gbi691Onhx2lTCV7mV2yAYQ9Vg7skEXoUxnPFZRTbV96ATT7AsQbInE8aPUUr6Me
 UxYNxpv3aKDU6qazW/UOCoCwnOwu9tbF2TyvQ+ebNaQDwHF0hUfBvE8wSFIP3JtX
 +5l7tjJfR5ni+Gjtg6cVu3RX6j1WL4tx2bTvzSd7e4nUEdeaGPTyIsmGDaoQh4RL
 zbaQe19wKrtLGBvJ93GbQ4YSczrvFm0R4RweIeeb50ozGXNbdG2UhTgKaA5T6kWe
 ohxpavakg/7s9s/lxt9W0AhUdI19ag9Nnr8BhWvt2tSuhKV9n5NYAAsNVlx0Rsby
 wU8LQOP0UUCqO6ZVBxtfEMvVZmp6tmmIU3RVFwamt7VbL15oKSrbpa44/Gh64Z9i
 xaMzV4oTHViK10ZuhF8gNcvM9aKMFYhJb5fjUbTeDfVVaKiPeMA/SP+xgC00iQ1A
 oCMovXTPcNoYWIwuCaRbF4s0TxsdKWyNPfgRhwUrQer4MpkYIXOxliC+IoQzrkLa
 nYmYo9U/UWjZx0yYoGFDitZszfH77ZvsMQP0C6N68fUmCKTJcgl5dQLuHMFExKVH
 4cQAmGFuQNO/w6iew1yEJA0RKQJDK9KZjW1z23qx+S0T7K0I1Cc=
 =yyRl
 -----END PGP SIGNATURE-----

Merge tag 'samsung-defconfig-6.18' of https://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux into soc/defconfig

Samsung SoC defconfig changes for v6.18

1. Cleanup MTD_NAND_S3C2410, being removed from the kernel via separate
   tree.
2. Enable Axis ARTPEC SoC in arm64 defconfig - new Samsung subarch.

* tag 'samsung-defconfig-6.18' of https://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux:
  arm64: defconfig: Enable Axis ARTPEC SoC
  ARM: s3c6400_defconfig: Drop MTD_NAND_S3C2410

Link: https://lore.kernel.org/r/20250909180127.99783-3-krzysztof.kozlowski@linaro.org
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2025-09-15 15:48:01 +02:00
Bjorn Andersson
0ea4535429 Merge branch '20250911-qcom-tee-using-tee-ss-without-mem-obj-v12-2-17f07a942b8d@oss.qualcomm.com' into drivers-for-6.18
Merge the addition of support for object invocation into the SCM driver
though a topic branch, to enable sharing this with TEE subsystem.
2025-09-15 08:43:03 -05:00
Amirreza Zarrabi
4b700098c0 firmware: qcom: scm: add support for object invocation
Qualcomm TEE (QTEE) hosts Trusted Applications (TAs) and services in
the secure world, accessed via objects. A QTEE client can invoke these
objects to request services. Similarly, QTEE can request services from
the nonsecure world using objects exported to the secure world.

Add low-level primitives to facilitate the invocation of objects hosted
in QTEE, as well as those hosted in the nonsecure world.

If support for object invocation is available, the qcom_scm allocates
a dedicated child platform device. The driver for this device communicates
with QTEE using low-level primitives.

Tested-by: Neil Armstrong <neil.armstrong@linaro.org>
Tested-by: Harshal Dev <quic_hdev@quicinc.com>
Signed-off-by: Amirreza Zarrabi <amirreza.zarrabi@oss.qualcomm.com>
Link: https://lore.kernel.org/r/20250911-qcom-tee-using-tee-ss-without-mem-obj-v12-2-17f07a942b8d@oss.qualcomm.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org>
2025-09-15 08:42:53 -05:00
Amirreza Zarrabi
8aa1e3a6f0 firmware: qcom: tzmem: export shm_bridge create/delete
Anyone with access to contiguous physical memory should be able to
share memory with QTEE using shm_bridge.

Tested-by: Neil Armstrong <neil.armstrong@linaro.org>
Tested-by: Harshal Dev <quic_hdev@quicinc.com>
Reviewed-by: Kuldeep Singh <quic_kuldsing@quicinc.com>
Signed-off-by: Amirreza Zarrabi <amirreza.zarrabi@oss.qualcomm.com>
Link: https://lore.kernel.org/r/20250911-qcom-tee-using-tee-ss-without-mem-obj-v12-1-17f07a942b8d@oss.qualcomm.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org>
2025-09-15 08:42:53 -05:00
Arnd Bergmann
10588787c8 Further ASPEED devicetree updates for v6.18
New platforms:
 
 - Meta Clemente
 
   Clemente is a compute-tray platform using an AST2600 SoC
 
 Updated platforms:
 
 - Harma (Meta): Hot-swap controller, power monitoring, GPIO names
 
 There are also some devicetree cleanups from Rob and Krzysztof that touch a
 variety of platforms and the DTSIs. These lead to fewer warnings emitted for the
 ASPEED devicetrees.
 -----BEGIN PGP SIGNATURE-----
 
 iJIEABYKADoWIQSoUT1x3bOSX/nAa8ajM9GZTrjhpgUCaMdyVBwcYW5kcmV3QGNv
 ZGVjb25zdHJ1Y3QuY29tLmF1AAoJEKMz0ZlOuOGmJIoBAIa6u8p21tLTWMz3K+i0
 QPT7WfFP9yA63WZLar9TjjKIAQCpIIROMOt7+sGmAH6ht7016w7CTVUjV3ivfj4/
 B2f6Cg==
 =nL+e
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmjIFvkACgkQmmx57+YA
 GNkhqA//TEW50SOjscZPdsale5jVAZMLeh77o5zzt8cJNiENJbXb3cQp2PHTITaB
 9WmYNwMLIffbkEq7im+BVPYvPIZmOkvZgDT1f5rh/rWXfECdcXjPcSD1p7d8Aceg
 e8gArR1bjQIVsOnpG6XT8FD0jT4/hFK9UFDYRTEmsYHeBrvufibbdPuzLQSDO9zW
 KCIxHPStoWzePeeqLT6Oldl3jAFAY1Lu0TDN5hPAz6KtuxejMYgq67AghLB0keg3
 DLHJW/Dw361F9X4trMu9byVNp6Wwl0r9eUJvKMXpFoh/P+9/IbGG/LGZbsdPx7xl
 z2ZJhDK0snY3M3UJiiecyDBchOLQ0GWtGz2LrM8I3f6VihYfZBWCFPYbGHsUszS8
 wUgxCzKVvJwiMvZr0RgupzKQ2TKQbU7mXaHqSouQ4aWjf9zs+6ub51l9UQzxV3gN
 7RF9qllCDvpqGrSGv/6rRFdhBUVUXiyux7pXLiH84+DHLuVAz/Ii/hUwV4p7UO+Z
 L4eRViuxbd5pPYq/xjxkv3iMm2TaRGDbCGDiEUMa/mcjgPGfLB6PwyxU2VIUWlOO
 ib8L0Vsq12XZzTKnahrUbpL4CEYKvgwedQoOjR5ZnVH/XkwEpdWuDdmgH/wNYgKE
 q34hK5CpUvjHI7Ir7PzKu1UX1kqbbUMNTUxWEEVD+RqIJtnHiG8=
 =WVfT
 -----END PGP SIGNATURE-----

Merge tag 'aspeed-6.18-devicetree-1' of https://git.kernel.org/pub/scm/linux/kernel/git/bmc/linux into soc/dt

Further ASPEED devicetree updates for v6.18

New platforms:

- Meta Clemente

  Clemente is a compute-tray platform using an AST2600 SoC

Updated platforms:

- Harma (Meta): Hot-swap controller, power monitoring, GPIO names

There are also some devicetree cleanups from Rob and Krzysztof that touch a
variety of platforms and the DTSIs. These lead to fewer warnings emitted for the
ASPEED devicetrees.

* tag 'aspeed-6.18-devicetree-1' of https://git.kernel.org/pub/scm/linux/kernel/git/bmc/linux:
  ARM: dts: aspeed: Drop syscon "reg-io-width" properties
  ARM: dts: aspeed: Drop "sdhci" compatibles
  ARM: dts: aspeed: Fix/add I2C device vendor prefixes
  ARM: dts: aspeed: Minor whitespace cleanup
  ARM: dts: aspeed: clemente: add Meta Clemente BMC
  ARM: dts: aspeed: Add NCSI3 and NCSI4 pinctrl nodes
  dt-bindings: arm: aspeed: add Meta Clemente board
  ARM: dts: aspeed: harma: add mp5990
  ARM: dts: aspeed: harma: revise gpio name
  ARM: dts: aspeed: harma: add power monitor support

Link: https://lore.kernel.org/r/5793039afcedeb28179a3c9909631d8251abc73e.camel@codeconstruct.com.au
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2025-09-15 15:39:05 +02:00
Arnd Bergmann
d75f5aded4 arm64: tegra: Device tree changes for v6.18-rc1
Add I2C nodes for Tegra264. These are currently unused but are needed
 for subsequent audio patches, as well as various monitoring and other
 auxiliary chips.
 -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEiOrDCAFJzPfAjcif3SOs138+s6EFAmjGXtAACgkQ3SOs138+
 s6E8Rw//RE9bHO49GaFpEdbKVoiNEiX9TMqdbYdc4OqUonWVXh8/lA5vWMO4+23H
 qxjXNibIGarqD99VozzazRykm2gCZ7/ppFndNvAFRGhbUAAK57aNF8ldMqDNXVOA
 4Vu8/lm4Pnlw4b7mSfFT2LwOXZi/xTjS9X7F1oz249jU8aiVMdkMLrFjXY8kFPup
 iYCakPI1AH9JEvUgOqDvZy2xkWIOqAzxtAxgzoAmOSBhswIRWyG+lKdqMVfRGimO
 5XI9q/9M9PXUxc9aIarFUHKimiVPSzb+5DAZX0dzVQGv/ql9qokgDZegG47pNDaf
 FE7Ajfqngpe4IVvBdnzm2I99x3ZprSuSMZetY8Ck2dOK+XHtM5Gd2uQTF/EN9anE
 7gZeJYjsDPo69yLorN/4Wur5Afd7rqyAFJaptlkJ0t4FqwLWnp2NhGeQbA61fQ2m
 IF31zslSG8rdMjIuRygCICEm31UA8lWzXTYR8GT34OimtKyGcbCfO7BYzU0lqGpn
 XlqTVubTPHPbIoKNqRaWMTO5oev6Itqb+7PSb7+yda7kZ01anj1Y81ZtLmAfcvf4
 UpTfaDhz2gasVZss+kbDnMR8Y8GBjyIaU0+IYUFPvQMd6h/pD4+KlTIGcvxrD1UD
 zYEaW5Rgbd1yfiz7anNL5t0VicDQrNtx9h/0gwPMqU7Bg5dJ1+0=
 =uV4I
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmjIFssACgkQmmx57+YA
 GNnA1Q//Z6bboaybxh1BAREyERbToxIOW4FB2EM3PCKrQDNGJeOsm9ZRnA8BvJI6
 JIp/8k2fXj9hklKJT8qCyZfOZ72eEnT2q6y7Huo/rFTCb5VKXdVMZQ71WzuDzir1
 t3FvHX0t7heIznF2qUMZ/Om5abPNsI6vBpWHiPBKZMixTK2S2zImB5/+KtjlFIwV
 FAYtd8LfINfrZ5G7eoPm2UH6gWdvuUdrXQF5ZFoaL9EjFxqRrM+10auwOZVtnUwM
 EEazGAS5MxF3lQmES4+ML6Q0uRLMsRlYuVQo8+JwJRQlRTBGT6sASTcc2TrJGytC
 EpGGLc+oymKySZDeEhx+LbXADAnhjmzSemsvtiwjH4mRtfEHshVUceCxGrACpQaR
 BBUG0agaraMu+mw5YiNZfjNiv1rP+RRcWNgMfqcDvn4yPFv5gmczU57u4+GKN3jl
 Dl6d+WQx4eJK8Zg2pK/JfrFYrwNy2fUO4KU7fLHZIoPk3QH0M7RENbsowjwwera+
 FHWAPxVix93SblnFrw1S+StasW5AcMZjclgpClo1Uny+K3aeahbe+ztW6SMsyUKc
 XDiPWZbwf3H5FbcHRIphGTkzphx+QCzzjj7FUkdXXv496mRJw5cJJK/4pFxPntmZ
 HhegfNK48jYimufYT+22VUeMqjYcj34yXYR0OAXi4LxTpOetJJY=
 =+FdY
 -----END PGP SIGNATURE-----

Merge tag 'tegra-for-6.18-arm64-dt' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux into soc/dt

arm64: tegra: Device tree changes for v6.18-rc1

Add I2C nodes for Tegra264. These are currently unused but are needed
for subsequent audio patches, as well as various monitoring and other
auxiliary chips.

* tag 'tegra-for-6.18-arm64-dt' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux:
  arm64: tegra: Add I2C nodes for Tegra264

Link: https://lore.kernel.org/r/20250914063927.89981-4-thierry.reding@gmail.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2025-09-15 15:38:19 +02:00
Arnd Bergmann
b4952e54c3 ARM: tegra: Device tree changes for v6.18-rc1
Add DFLL support on Tegra114, fix some issues on Transformer and P880
 devices and add support for the ASUS Eee Pad Slider SL101.
 -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEiOrDCAFJzPfAjcif3SOs138+s6EFAmjGXpEACgkQ3SOs138+
 s6FFvw//cXtnlAjFhab0adksZitVd5yutoIp1/poKduDG64jXhkLVoCkWxQbt9N0
 5eD4OuPbcwwkKENA9y0cVateFGA5IeAFP/vAPCtuQr8qz6GrEAKOx36EWd5YC+/z
 wXGZUWy+16F2c+lbAczAW7UCUxvQtTVeSWy484bTkPwXCEk4d5lsgSIQX8kc3CTC
 k6kJHd5hxpAocXtF0pHqbHJgpGmeLdjZ0FQUahLMaBLlqrncyfsiMO5EZl/uUOi+
 2Ic2sA44p0YE8EffLX8iamG165hmVeh/+9JKkcUx0495DbOPP77EzhrZ+BSABqT1
 7Zbn9gp24Ih3h6G3ePhF7AIbyrLbJ13Iuhxfxz6f7PAbFyehKLEYrzv1aFELOjaL
 b2FgDJI/hifD68E5GvIm5LQBFcFBo/hgssn3ch86nt5htG/bm8qTv7VkXHJDRJAD
 Q/yPB/6A9phO1LL7Q/mjdeQvFiG9rGMoseaEY/hwbJPyWhyqbwjLyUojvEh/9jqq
 sO8pZaUqapH1ERpQmBsk2PugfVPy1ew3iKcVGhSxy4qT08c6fgqu8wmYxyOswA7R
 jxs1FkbZM2OyIndRTo1T6iLlVtQbn7T6QTnZdHCalf/4HbbQf2YUFVMg4j2PeJfy
 QHBtkChiUAv4Syb0TuhZW+mTfl8FoBQBru7O37RZeCjfwrEm8X0=
 =prQh
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmjIFqYACgkQmmx57+YA
 GNnyfA/8DjcuFNcxmMGWLSY+IOGuDmBaj3r3lkZpeq3XFBlUXV7KXsaEbDYNp3pj
 OfIVwdC2lmdQYz4OG9QxQf2Efyf2Q+P5yiCAUONWH02TXW8B1NVs0vJZuBF1ZDSX
 GjuhtoXOhwePkuKtcIY88bUiVh9Cj0wyQ+hsrIVyNgaEE0AQpNb/W265t6MkTUrH
 iwaEWVV3l4UEhdBD3RzTnu11jNJJhbR74pBvR4DSp6Tf63Jqk7AJx7NgdRII3n4L
 8Gzo+GFcdH8qRwv0BMH/g0Gh6P6L6KGds0thmim28VACOJYFGslUAvk5wzexFRr3
 Q9kkl+Nf2Xz0rm3yzlmSfsi+b+mldXlWoj/vT1y5sJ6bAtBZ1xW1DSM7Rq3sbGUo
 iJRC4ESlZPNsxty5Q0/UDjUxLC8Ip33MRuLn/ytLK9TvULFnZJDoncPdTckeUahG
 6YaxSdamGvLD9bDkD3boVKsC37INppifldIg2KUCuCURpPIOddD9pBAIfiemEJc9
 v7/ywCaqQoBU5zTH+SXLeXe323o92sCuSEH9FFEQ92rvE5UIKO/ImEPWBBn18CaI
 hYPpzimZc0A/v5lh2B7jA8bT1Ej7ZooduLMnLdqFmdjVNTxeyE/xohzRnwIj5lPH
 Z684a1S3lnp2SQ6e2std76MuBmaLQKnVQPoYUj5uJPtXWd0tFdg=
 =1kHK
 -----END PGP SIGNATURE-----

Merge tag 'tegra-for-6.18-arm-dt' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux into soc/dt

ARM: tegra: Device tree changes for v6.18-rc1

Add DFLL support on Tegra114, fix some issues on Transformer and P880
devices and add support for the ASUS Eee Pad Slider SL101.

* tag 'tegra-for-6.18-arm-dt' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux:
  ARM: tegra: add support for ASUS Eee Pad Slider SL101
  ARM: tegra: transformer-20: fix audio-codec interrupt
  ARM: tegra: transformer-20: add missing magnetometer interrupt
  ARM: tegra: Add DFLL clock support for Tegra114
  ARM: tegra: p880: set correct touchscreen clipping

Link: https://lore.kernel.org/r/20250914063927.89981-3-thierry.reding@gmail.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2025-09-15 15:37:42 +02:00
Arnd Bergmann
431ab7953c dt-bindings: Changes for v6.18-rc1
Support for the Tegra264 generation of I2C is documented as well as some
 older Tegra devices, such as the Xiaomi Mi Pad and the ASUS 101 devices.
 
 Contained are also some additions to existing bindings for Tegra114 and
 a fix for the power supply feeding VI/CSI.
 -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEiOrDCAFJzPfAjcif3SOs138+s6EFAmjGXQgACgkQ3SOs138+
 s6GLdBAApTnTZi8zBPYkQF2/j2Ua/qkH93E1Oos9Ng8PgP0n/ObS2I/qqLABsnur
 Q7EDesxKsDMI9VsLEazl2Pp0HCIPoqCRnlSWVkCp+G3JJ+RMeP+fFtEycTqZiiu6
 eIx9iQbAujXCdsIzYCx6cq21yyWoBnqTD/pkB7jqA1zpQazgnCHxjBJbCfC+wecY
 6B/ygsr6kaKJwH2ISPBGm7tVuunQZR3ZJEWfo//LVqPcG26xEYmyrvvE7k3UvGIP
 Njntp1x4trFTf6WcGalNyvcVn2dQWxc54gBQbi5oL4TfBfEO3Eb+tRcaIQa4zGyu
 RKTn3ZwvO9AnqBQx6Jnwyh9lu3LJPIp/BaNkztz9JXTPl64wo2OQ4nvqzwvCr8ws
 fvrOFfgolKBarxjupfiKFITcB1pAgtN0WeHg64pd+D7JxJ4T6A3818VswQLsltrO
 1JyPYVLvzsaHjOPmLckXiv42Y3FX7um6x0nu8ZgNEEWCIpbedc97gR+cFv7TkFue
 MENuesWqyGZ+5iI2zXDe/V6hQAcHAZvJgxEvnJ0YDbcK07hKlEKyen91Q6OgIG5D
 lOfj3M0IxnFjKgKnChjVfGAY8rgq0Dt04hWdpsR8G9cmle7tWvSQfTRoDrCbf/Nv
 VP2mB+A3D9PNZHO5ooqIAXCUIbmRnAVmrOUHUC0EFWYa06ZBHBM=
 =w8Ms
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmjIFn0ACgkQmmx57+YA
 GNlyDA/9H3YR2fM91GmzvLLJMsmb19g/NKlg7NS0DkCtmd6k41xK7Rs0IZOjZbqi
 rwI09Ns55B1TP1YNHzLEE00FOo5VXW8LLxjaGqi9IKHZyhlArXigo6SC7Gtzw343
 S/plUjZRXJh11z0KHs+BSuimmGrmBh7esd1pRKj5SRE3GmISY0WzC0OUXp2mcVnM
 ZqXA1VgnNcDiAQ1IcTK3s2cvGmllKA1bOgXM1SxJiiFyvzcNpadpFXypla4YWUNa
 oMh9Ey/H5gQ6SZ/ije5b85UgAN/G09O3LoPaVeP3KzerPGhjo//la0/YglMdmT0m
 3IU0SChnlRth+xgKME3Gg7cCyaA5I5o91imtr4XdQVo8AZoJa5XrII3RgzGG5obb
 48Qe801koOTxQHfmOQ1GRO6+L4PZLQrNRQPsTYHdV6vpRjmoU9h4foox7ELpKT8s
 7TWNhsfkQu+jkB99iN0F1zQmIRJGAhovOAG6RRD+W3M5tEUonH/7e0cBJBu55vUk
 eQMWxs04aIuxHukZ45WgjPcGnOTPBFsDqARLR5t3jYgC8vaOCkGZNaPLLbIyOEJB
 1FhuQIJwhwHgVCS4ejDa6vt57WXyIXq7YNORBnabaHrJrsdrJ4fEAZo33i2mKrl1
 M32HOMB1YbfP5Mf5KNWRs6g5wn9LOqzbSEBGh52y3mYfDvWgHrw=
 =TNku
 -----END PGP SIGNATURE-----

Merge tag 'tegra-for-6.18-dt-bindings' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux into soc/dt

dt-bindings: Changes for v6.18-rc1

Support for the Tegra264 generation of I2C is documented as well as some
older Tegra devices, such as the Xiaomi Mi Pad and the ASUS 101 devices.

Contained are also some additions to existing bindings for Tegra114 and
a fix for the power supply feeding VI/CSI.

* tag 'tegra-for-6.18-dt-bindings' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux:
  dt-bindings: arm: tegra: Add ASUS TF101G and SL101
  dt-bindings: reset: Add Tegra114 CAR header
  dt-bindings: arm: tegra: Add Xiaomi Mi Pad (A0101)
  dt-bindings: clock: tegra30: Add IDs for CSI pad clocks
  dt-bindings: display: tegra: Move avdd-dsi-csi-supply from VI to CSI
  dt-bindings: i2c: nvidia,tegra20-i2c: Document Tegra264 I2C

Link: https://lore.kernel.org/r/20250914063927.89981-1-thierry.reding@gmail.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2025-09-15 15:37:01 +02:00
Arnd Bergmann
aa14c3aff0 STi dt fixes:
- Remove unused stih407-clock.dtsi file
 -----BEGIN PGP SIGNATURE-----
 
 iQJQBAABCgA6FiEEXyrViUccKBz9c35Jysd4L3sz/6YFAmjEPRQcHHBhdHJpY2Uu
 Y2hvdGFyZEBmb3NzLnN0LmNvbQAKCRDKx3gvezP/ptl8EACd4W8LQk5aSaD+Vf+9
 EI9HkM+NrPD996vPwXn6U9SIjngzWP43+YcHV71dbdcyt4BvmwBE6tpzea935zm5
 t2jlIy6EoR6QPJQKxqHzpIxATF6I5xynwYPGapyYYUPCYlFjvswe1wVYSPeAOV3l
 RuHpr+s/PgUe8G9rLulhpAtm3EeJMoskWo5C8ChsFBUlTLMhMaazThhnsorWzFav
 j8HingqI8uY+GEMm8pC3n6gTwrTppso2t0rP5AFa+nabqaEZ7uW+Mq90u8yCKQMD
 bzXg14RFlPSJI9dsngTElK4O8bRBYPlkVgWQbPty5nRrW609Bv5S9i4rNLnCTE3o
 2q+bEGseXUL8awIiSQCLWPEBpLMsYjq5oQWMQkH2VgDEuCKNf9D4L/W7i+zL/+CM
 y/aYyQIN2fWBKZ4I8tYrjz8Dltz6T7FgFJa1Utm2hg4IqAnkfpwTN9ec1lBC0Icl
 h9M/EpeisWpEhDBqyQZ6AmRjQxf5AGqAaKUjYOGA1UtVid7WZeFlzDmvipFSeSM/
 2pFewNhpKsOX1iEwGEGeipqU9KhB161sjtwxFgtaFLcCSxNvdCFZ6CRDPj/BFijs
 /zO3zBFdDJtxoPOFvITszKPFVaDFITCqqCBwUgVsVQDauo1cTC3XIAfIiSAqCxGH
 faFIjKZWc7iEuW2j6AgiGlIOOg==
 =rqp+
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmjIFlwACgkQmmx57+YA
 GNldOhAAri0NV92ulDgN3Eco0yV7ZcmB9T3KKl3WGnBko6N7PgfWxq/H9CysL6Ow
 uhe/+SVSBojvmb+IJ/rYCw1ju7DviAncb45hiTJFxCMtPq1zhy02SEHwgaZt71dO
 gb0srVPaltxbK0KjIkIIWCdcxxGB70uEiKq9rhOQozfv2e2xPzOxni85zYt551PL
 L+Wk7fdr6CTntL7UfAR9CHZIw5PgvNgA2OvNUCZlC9ANKcZrTuQqgABFOh4SKECw
 GZziPVNaDW8EEB7EX5BxvPjCCSH0P4Aqe6L/7jWHNoD5GBzxXP7nQRdYShQ8DRc9
 Tg1HGmRmuSRTjtWrRdnds9TdOeUVehuwmxDhmrxluz8Ak6mLjioeU1MFKM1O/c5B
 wOU54fjqRdbtDNSjN4inxApVwg/YBIEtDXxQGtSEH9Hx4fKbtPnTL70teuZ8xLYS
 XyJeJFA6yWP6U4H/5No8hFvrmC7Qe4woxPW5ZGC7r/keMfFF8wGVEMKkaC6t963W
 WsYOfROm+eC/8BUOr3fW9N/umDI77oyDFw9a5UiKE54G1LujMv3dXH5cbr0ab7OQ
 esWrMO3Njuo7581s4T7VD1rWfhMR0wrqRpDW9vbVG7lfD6fOcg5gNNGYr30+J7g7
 XDo2cyld0qf/2v7Kj9WDSwV+5jXjnZrB+jZpWJKrIDnef9YNm4o=
 =Sglt
 -----END PGP SIGNATURE-----

Merge tag 'sti-dt-for-v6.18-round2' of git://git.kernel.org/pub/scm/linux/kernel/git/pchotard/sti into soc/dt

STi dt fixes:
  - Remove unused stih407-clock.dtsi file

* tag 'sti-dt-for-v6.18-round2' of git://git.kernel.org/pub/scm/linux/kernel/git/pchotard/sti:
  ARM: dts: sti: remove dangling stih407-clock file

Link: https://lore.kernel.org/r/4a710c05-aeeb-4421-b3a1-5bfb8230d51d@foss.st.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2025-09-15 15:36:28 +02:00
Arnd Bergmann
b4d01b6ff2 mvebu dt64 for 6.18 (part 1)
Improve device tree correctness:
 - Whitespace cleanup
 - Add missing address-cells
 
 Add new board definition for RIPE Atlas Probe v5, based on Turris MOX
 (Armada 3720 SoC)
 -----BEGIN PGP SIGNATURE-----
 
 iF0EABECAB0WIQQYqXDMF3cvSLY+g9cLBhiOFHI71QUCaMQ4QgAKCRALBhiOFHI7
 1THlAJ4lA3xRcubekIlVeoZ87pzt1JFMWgCfeM1FRVZ0E8mi1szXwu/52NtGQr8=
 =ZL4L
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmjIFi8ACgkQmmx57+YA
 GNkwKA/8CNBylNGIwJWyJX6njjlO1FQARbiPY6Trel7E/11mEx1+P3OemiPq8rh8
 TkSFKwduDAn3NLhoKMrXn8V3h6zNI9e57RlzJONEg7JZ0KE7ZPs6fNFgFT18pqfw
 qBqXNPUEuUi4g754+zosaYPOX7TWZTd1+IdDF24KDRSvzeCvd3wDzObzSw5As9RA
 HffE95oFbfRajD7OGG5rT8exnO44aXhbeCVQQqyBbUPywZmMaQ71nvhOmNxTfGpH
 XtnJtwoZb/YkbTP0aMIX1v3yr7k0hlKqrEPV/39/MWcpKAMFjJHf9y+8/33HgDgj
 XhsEygaNAry7LTnHXv04Vt8htIg6sD/pk2mFteDz/Bv6NabNYAIfINE6urKpXwA/
 SPhl3LiI+ktNT86xFTWZc+KP8+Y9b0tAbSD1Wm8ZLtx2LinrfqDvGdP9aeqq1BLC
 PGLYnst6aesERYIb2OXlR5TO/1+O47wJ56q+CS+csm+EqUZt0TJJzCEI0JaV7EV3
 FhMAE26ZdIamqqifmxyE/SFPXdW7a3sXCsvGLL/M57FUQ3QkO2HRwYfXmq46jYgE
 TiTrREujUd/pXYZ/44jNNtTdMpXkvmJ29xbL4uFNYDF3I+dhTtXQSJm8rVnpPwxo
 oeHkkx9MXzpFr+Jb8cEPPtgmCjp8GT8eD6ZjL9kgNHaiXrzeR1I=
 =IODL
 -----END PGP SIGNATURE-----

Merge tag 'mvebu-dt64-6.18-1' of git://git.kernel.org/pub/scm/linux/kernel/git/gclement/mvebu into soc/dt

mvebu dt64 for 6.18 (part 1)

Improve device tree correctness:
- Whitespace cleanup
- Add missing address-cells

Add new board definition for RIPE Atlas Probe v5, based on Turris MOX
(Armada 3720 SoC)

* tag 'mvebu-dt64-6.18-1' of git://git.kernel.org/pub/scm/linux/kernel/git/gclement/mvebu:
  arm64: dts: marvell: cn9130-sr-som: add missing properties to emmc
  arm64: dts: marvell: add dts for RIPE Atlas Probe v5
  dt-bindings: marvell: armada-37xx: add ripe,atlas-v5 compatible
  arm64: dts: marvell: armada-cp11x: Add default ICU address cells
  arm64: dts: marvell: armada-37xx: Add default PCI interrup controller address cells
  arm64: dts: marvell: Minor whitespace cleanup

Link: https://lore.kernel.org/r/87frcrn1o0.fsf@BLaptop.bootlin.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2025-09-15 15:35:43 +02:00
Arnd Bergmann
e3fa766a4d arm64: Xilinx DT changes for 6.18
- Fix some issues reported by dtschema
 - Properly mark EMMC devices
 - Update PSCI version
 - Update DP description and enable it on boards
 - Disable DEBUG IPs by default
 
 SOM:
 - Describe usb hubs
 - Fix PWM polarity issue
 - Add support for k24, kr260 and kd240
 
 Versal NET:
 - Describe CPU cache layout
 - Fix RTC calibration value
 -----BEGIN PGP SIGNATURE-----
 
 iHUEABYIAB0WIQSXAixArPbWpRanWW+rB/7wTvUR9QUCaMP/vgAKCRCrB/7wTvUR
 9W+WAP41qL6OJye4c6ylOyNs6Ne2cgPLpV48KlSbylUeLlnazAD+Ku//noGNCe+B
 W/WpXG8Aty4Bae6BMUgleGywzSLTGgI=
 =9kH/
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmjIFfsACgkQmmx57+YA
 GNnQAxAAr8Ue63YtScLD1f5y+6lLAlRkWxe/tsfEBkOuYS669Rc0ZQiROMp2M6qr
 vWevYowXNIbcTcG5r0QBwu/8QfiOtYxlAjTGeya32Y5GBbhwC1G6R+ip2MqlpGhl
 yLRbUPT6X4ojGNmeRQgg9auZCI+HuvRMXxd/Cpme2HdW6yENBpEz+K6uIHJawCbQ
 26SnvDhFsUBrUzP0etBR0Q/bkJMJz1bz60ISQqU9cmEl8Wx8GxBx7PV9pToiwyMQ
 GJtONbu3w2ghTQ62hS6ycxMM4ygK7u6cjk9iMYDYpMlwMb0+j4cjXBaV0GThMpHq
 +UP0DFfGvPlTHyZL9fgQZRvQTJ85f/lPdPUPP3yncGJOPKR+SadnoSIb7dR7FcQk
 kebacqoN4q5jULjLyruwf4U8BBNGK2tBaDZdQGY8e6VFvy0OKkK395ie5b/mtv6V
 cEl38p1FFZSThgZwd3y9NWTEg9kER03ZiTdjPLLUHppKPVmFI5ZmRW0Vn6u1NPjf
 UaJ7/8YgtqhkF2C59KteVCVV8V7Cg4tchciUdfLbYIHphKA62y1PD1AysjRQZYqx
 8Ghu2rPuSeoVDbvNx+ZmK4ll6RLg4S78AS6mJAMD93xg62WEDXxdcqcUJ3QWkm3g
 o5DIQKXi3Q6YC+AmzjTHcGAIjrKj+Ssf8WVLOdvkBjFiRBHZNfg=
 =/EHJ
 -----END PGP SIGNATURE-----

Merge tag 'zynqmp-dt-for-6.18' of https://github.com/Xilinx/linux-xlnx into soc/dt

arm64: Xilinx DT changes for 6.18

- Fix some issues reported by dtschema
- Properly mark EMMC devices
- Update PSCI version
- Update DP description and enable it on boards
- Disable DEBUG IPs by default

SOM:
- Describe usb hubs
- Fix PWM polarity issue
- Add support for k24, kr260 and kd240

Versal NET:
- Describe CPU cache layout
- Fix RTC calibration value

* tag 'zynqmp-dt-for-6.18' of https://github.com/Xilinx/linux-xlnx:
  arm64: versal-net: Describe L1/L2/L3/LLC caches
  arm64: zynqmp: Enable DP in kr260/kv260 revA
  arm64: zynqmp: Describe ethernet controllers via aliases on SOM
  arm64: zynqmp: Revert usb node drive strength and slew rate for zcu106
  arm64: zynqmp: Disable coresight by default
  arm64: zynqmp: Add support for kd240 board
  arm64: zynqmp: Add support for kr260 board
  dt-bindings: soc: xilinx: Add support for K24, KR260 and KD240 CCs
  arm64: zynqmp: Enable PSCI 1.0
  arm64: zynqmp: Enable DP for zcu100, zcu102, zcu104, zcu111
  arm64: zynqmp: Introduce DP port labels
  arm64: zynqmp: Fix pwm-fan polarity
  arm64: zynqmp: Update the usb5744 hub node as per binding
  arm64: zynqmp: Add cap-mmc-hw-reset and no-sd, no-sdio property to eMMC
  arm64: zynqmp: Remove undocumented arasan,has-mdma property
  arm64: zynqmp: Use generic spi@ name in zcu111-revA
  arm64: versal-net: Update rtc calibration value

Link: https://lore.kernel.org/r/CAHTX3dK6if9f+-DW5ZEnfSO4=K_Zje-WH-fwysTY77farsSS9g@mail.gmail.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2025-09-15 15:34:51 +02:00
Arnd Bergmann
55f624c71d Renesas DTS updates for v6.18 (take two)
- Add pin control and I2C support for the RZ/N2H SoC and its
     evaluation board,
   - Add LED, EEPROM, eMMC, SD card, watchdog, and USB2.0 support for the
     RZ/T2H and RZ/N2H SoCs and their evaluation boards,
   - Add I3C support for the RZ/V2H and RZ/V2N SoCs,
   - Add IMX219 and IMX462 camera overlay support for the Sparrow Hawk
     board,
   - Miscellaneous fixes and improvements.
 -----BEGIN PGP SIGNATURE-----
 
 iHUEABYKAB0WIQQ9qaHoIs/1I4cXmEiKwlD9ZEnxcAUCaMPn/gAKCRCKwlD9ZEnx
 cC0RAQC5V1SEaNKHDJSFW9wNy9n6RsXPs0bb8OcWb9vE5y1UgQD/etZAef6GfkkM
 sUdedgMJd1i0qLKxNpsfr+qLeRxxEgw=
 =gySc
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmjIFQMACgkQmmx57+YA
 GNlb3xAAm4V3RMUpM3CJQTql5j2UOiVdFtoanM+QoTJ+Nym9OTFtN3dBvFfXuMg6
 Y3GxFgO7e6G5h5NS6Ri18LXXlcCDawQeyUIILL5osS2wU7Jb4QR4tKDu0wW10LG7
 i59e7W2+12Ownoohwy7wTQPmqEBosrTxyhI6nvg098I3uzD0s+GyWseY0dV0uGXA
 f0ngYinbm6MA4U3U86viS9WB9HkMewFl6s8yG7B7VoD6FJvjsIffNs2y7cDhnexG
 vLp4KbYqW1xgxvcFQKJxG3OVczgB6PtXakspEqA5JtgIjc08dwz8QbcsKTLmI5E/
 QFVSoNNJq7bZjZy0v0jaGJgRVMdQK2lslfGoh5ldraMZa2RvzZXQMGLmkidxdPaJ
 +EWUURYLggZnI3utPqdC7NauAcpUj+04PTSOrrr6H4lMw6aaxix6oks+1pB56az8
 rJ84Vn0IIi4QZfxCkIoBkui0mVEmYC2XV20qC/S8Xt5UKgwgcF1WaipPlAGtZotH
 7PM7ttoRUSYVklZp8F7RvfdMNZCDP9++9UKeLyphhOXoyPBysWSCXZC6/VSrIFT1
 A6QecwbKAPVHVaJADw7bVhW6nF7KoXeuuGyJnNr4LYf+RXfH30UI+yE155e4m7tJ
 SLkCC4j4YXdsLQFjgfybGGJNlDuEJolaF5jkqXYwWSu0KLBRjb8=
 =Dyny
 -----END PGP SIGNATURE-----

Merge tag 'renesas-dts-for-v6.18-tag2' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel into soc/dt

Renesas DTS updates for v6.18 (take two)

  - Add pin control and I2C support for the RZ/N2H SoC and its
    evaluation board,
  - Add LED, EEPROM, eMMC, SD card, watchdog, and USB2.0 support for the
    RZ/T2H and RZ/N2H SoCs and their evaluation boards,
  - Add I3C support for the RZ/V2H and RZ/V2N SoCs,
  - Add IMX219 and IMX462 camera overlay support for the Sparrow Hawk
    board,
  - Miscellaneous fixes and improvements.

* tag 'renesas-dts-for-v6.18-tag2' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel: (26 commits)
  arm64: dts: renesas: sparrow-hawk-fan-pwm: Rework hwmon comment
  arm64: dts: renesas: sparrow-hawk: Add overlay for IMX462 on J2
  arm64: dts: renesas: sparrow-hawk: Add overlay for IMX462 on J1
  arm64: dts: renesas: sparrow-hawk: Add overlay for IMX219 on J2
  arm64: dts: renesas: sparrow-hawk: Add overlay for IMX219 on J1
  arm64: dts: renesas: rcar: Rename dsi-encoder to dsi
  arm64: dts: renesas: r9a09g056: Add I3C node
  arm64: dts: renesas: r9a09g057: Add I3C node
  arm64: dts: renesas: rzt2h-n2h-evk: Enable USB2.0 support
  arm64: dts: renesas: r9a09g047e57-smarc: Use Schmitt input for NMI function
  arm64: dts: renesas: r9a09g047e57-smarc: Fix gpio key's pin control node
  arm64: dts: renesas: r9a09g047: Enable Tx coe support
  arm64: dts: renesas: r9a09g087: Add USB2.0 support
  arm64: dts: renesas: r9a09g077: Add USB2.0 support
  arm64: dts: renesas: rzt2h-n2h-evk-common: Enable WDT2
  arm64: dts: renesas: r9a09g087: Add WDT nodes
  arm64: dts: renesas: r9a09g077: Add WDT nodes
  arm64: dts: renesas: rzt2h-rzn2h-evk: Enable SD card slot
  arm64: dts: renesas: rzt2h-rzn2h-evk: Enable MicroSD card slot
  arm64: dts: renesas: rzt2h-rzn2h-evk: Enable eMMC
  ...

Link: https://lore.kernel.org/r/cover.1757669917.git.geert+renesas@glider.be
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2025-09-15 15:30:43 +02:00
Arnd Bergmann
499a04f328 Renesas DT binding updates for v6.18
- Document the R-Car X5H (R8A78000) SoC and the Ironhide board.
 -----BEGIN PGP SIGNATURE-----
 
 iHUEABYKAB0WIQQ9qaHoIs/1I4cXmEiKwlD9ZEnxcAUCaMPmCQAKCRCKwlD9ZEnx
 cBOlAP9tRCW/73PMoOr2Ch2r98SPrLVjrCXTP6I/xJocyXkweAEA+p7lBkBcJ+eO
 WFUjVCQj7aBmGwrAynx51apWfmc58Aw=
 =zpK8
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmjIFKwACgkQmmx57+YA
 GNlDfhAAiSubkZIdB2/CaUv/8vNiUt3cCyjh5AtBN7JOPkTVYMB8HkVgmMc8pDHt
 DY6abnZHT/4Ye/C5k7gJxcdZTHve24ue7NquBCTIY4QjCZXKzEOHnQHDVsf4eg2p
 7L5kvy1849ElqUrvbMUsOVSaXht4lF3RpjaUEO3eUBlKCyeHOhALduBgxR6+gffJ
 fEDHVelQ1lsqdfQew/IwYp6VngPAxipjcg8V+u2ZAVGhfubiaNFA4XzoIfYrb6EV
 W3bOyR0pkQBm2l/TWg1WnFygto+RpFr2fkVZtqkSGErOpdlJ/KsTc1268XO8LfAD
 L23EUlmcoEJwYqRcOWAQlkI+w0SAaU2J/NkfPV46L6s/PhBm2KrwM3OCO71O4j37
 YLTTmyem8neD3hdMtkdEm3etO0AyhLQTzvPut3qUzzG10STmIu0ArfyefPDAgzOH
 ZIGpxREiEag6uHqNUm9YiZuJZBpM13DNpeo2yhJ+g8mZbQPTLZyfyPqrdQ+jEhp5
 2IUWu3m0+dssOzdNd2mRzKMtsHs6IcSwKUFgHESUJAfaZ9chyjnJalpxRo8Rc2PE
 RQQCDVHuc114bcnsmj1DhZQ9TLuCpuy77b+7AKMpled1cfg1/iQNcKd8Lo7Lt1Di
 q7/CDw/71td66CUNmVg0lc3uelt22VOxk3mTFxTHupPKZE+9aHc=
 =KdKg
 -----END PGP SIGNATURE-----

Merge tag 'renesas-dt-bindings-for-v6.18-tag1' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel into soc/dt

Renesas DT binding updates for v6.18

  - Document the R-Car X5H (R8A78000) SoC and the Ironhide board.

* tag 'renesas-dt-bindings-for-v6.18-tag1' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel:
  dt-bindings: soc: renesas: Document R-Car X5H Ironhide

Link: https://lore.kernel.org/r/cover.1757669916.git.geert+renesas@glider.be
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2025-09-15 15:29:16 +02:00
Arnd Bergmann
a3ef7cad8b Qualcomm Arm64 DeviceTree updates for v6.18
Add support for Lenovo Thinkbook 16, Dell Inspiron 7441, Dell Latitude
 7455, Samsung Galaxy S20, Billion Capture+, the Monaco EVK and the
 Lemans EVK.
 
 The SDM845 Cheza development boards are removed, as they are not longer
 in use.
 
 For IPQ5018 crypto, tsens, rng, SPI NAND support is dded, the two MDIO
 buses are added and the internal GE PHY.
 
 IPQ5424 gets CPU frequency scaling and a missing UART.
 
 The SA8775P SoC is remaned Lemans, to reduce confusion about the chip
 name. The IoT memory map introduced and made the default, GDSP FastRPC
 and GPR nodes are added.
 
 Touch keys are enabled on the BQ Aquaris X5 Plus.
 
 On QCM2290 the video accelerator is enabled, so is HS timing modes for
 eMMC.
 
 The QCS615 platform is renamed SM6150. CPU frequency scaling and the WiFi
 PCIe controller is introduced.
 
 On Monaco (QCS8300) scaling of L3 and DDR bandwidth is introduced. So is
 eMMC support and generic packer router (GPR).
 
 On the Monaco Ride board, the eMMC controller is enabled.
 
 On QRB220 RB1, the venus video accelerator is enabled.
 
 For SC7280 the first PCIe controller and PHY is introduced. SoundWire,
 LPASS, and USB offload support is added, the codecs and sound card is
 then described on the QCM6490 IDP. The MDSS core reset is introduced, to
 clear bootloader configuration on SC7280-based devices.
 On Fairphone5, USB audio offload is added.
 
 AudioReach support on SC7280 (QCS6490) is introduced and used to
 enable sound on the RB3Gen2 board.
 
 The video clock controller is added to SC8180X.
 
 On SC8280XP the GPI DMA controllers are described and enabled.
 
 Display and GPU is enabled for the Fairphone 3 and charging is enabled
 on the Google Pixel 3a.
 
 The routing for the second USB connector on the Lenovo Yoga C630 is
 described.
 
 On SM6150 ADSP and CDSP FastRPC is introduced, as is the video
 encoder/decoder (venus).
 
 On SM6350 RPMh statistics is enabled, the USB audio offload DAI is
 introduced and on Fairphone4 the USB audio offload support is enabled.
 
 On SM8450 QRD the PMIC GLINK is described, to add USB Type-C and battery
 functionality.
 
 On SM8650 ACD levels are added for the GPU.
 
 Camera and video clock controllers power-domains are updated on SM8450,
 SM8550, and SM8650, now that support for multiple power-domains is
 accepted.
 
 SM8750 gains bwmon support for dynamic bus scaling, and PCIe nodes.
 
 The DWC3 glue and core nodes are flattened on a number of platforms.
 
 USB Type-C DisplayPort support is extended to 4 lanes (from 2) on a
 variety of platforms, now that the QMP PHY driver supports this.
 
 Platform specific RPMh PD constants are replaced with generic constants
 wherever possible.
 
 On X Elite the PM8010 is disabled by default, removing boot splats
 on a variety of boards without this PMIC, the video clock controller is
 added.
 
 For the X Elite and X Plus CRDs, and the Lenovo Thinkpad T14s, HBR3 is
 marked as valid for the external DisplayPorts. The fingerprint reader
 found on the CRDs are enabled. The PCIe x8 slot on the QCP is enabled.
 The two Microsoft Surface Laptop 7 gains WiFi and Bluetooth support.
 
 GPU support is added for the X Plus SoC.
 -----BEGIN PGP SIGNATURE-----
 
 iQJJBAABCAAzFiEEBd4DzF816k8JZtUlCx85Pw2ZrcUFAmjDXKwVHGFuZGVyc3Nv
 bkBrZXJuZWwub3JnAAoJEAsfOT8Nma3FLkkQALtHsCR/bDdGYDywR1STfQsajGk1
 tpS1zEC95wNrWoKfJoTywgCPmuPrDswgmnCbiVywreOoe9eqpVB/2xs8g6d7E/OW
 XtpUteBPA1KZ1LA/Flh/osB8ELIzenWRm2oa/GIcGFqB5WdVN6aysQA4cmryy73V
 c4girsq8DnQGobiMoyQBL/fkoI9ncWqXzPCE+9bu4hCkkF20bgPb95hsq+vrUe3y
 rIr9NV6UChjJ+4OidoiDLGcDKTtIjDmcvjd9pqFs3ReFgI8zTlFNiXhoudFULX3R
 dNECrRIA4v2RWe72AMj8zwokYo3Woc6j4UiiZkz61JELNM4bHg20zKvhUqnkbikg
 vE3fFQpncsAbBMb5iMBFdMXw6BEQpP/K360y0pHyy+5otDrYcNCno1tvSdSp0+sv
 nkpFf+RiP4TiCW6ARioHO3tQQb50PwFu+IkustgXfiEYZNN6okyaHTairZH7DOZF
 auDGXgcCS9AuQF7N1+YuvbB7p+vmGIm4tzF+LCfeRlxc2QPQ9uMy6d1qIpHfAF+X
 fm+GDmGv5XAfir9bS56CkruW33SQ9fl7XCdKbyh/4L7Rj0x8cGjKEDyuQ5W8raPI
 iB72LSRDxPaq6NZvQSXWoOrRQ5O51AAkwRa7QkoPAbO6KancMIb98VH7EoHrxYNC
 JrWbuLEU2SQ+gz9O
 =CEIF
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmjIFAAACgkQmmx57+YA
 GNkxIg/7BwEzoj05zhu2fF6Bbw5slscr3hrKjdruKihS1/Z2ZPsgJDAKwL329L7n
 VQ3gAzIG6kP+KeBFGGsC3t0FZHf26Lk1UzsLbJvn8ExXY32Lfars8WdUqMyctS0n
 X8p0e73r5qM1qqlKg0ULi0wKOlSA9T8ySSUsNYKp6zoThqJmx0t4h9tYzwMllTHR
 j+2ImB2eND2mugsaeo/Yzv9KgrnTzjHFmQ03arB8n/9BFW4e/gRxeXwtd8dSY/Jj
 4C/SyVy/1OZddJhBavYtSY8NBFrdvG7S38KWe5yKW3W4/+i6A0BU7PUs13k/fYAy
 tHIxDZisbausmm+XZ1hVrkyNmgzsqdCjIS0htuBPk9pzHYX/iBLwJTYH4RP0SRhE
 PTiSiV9TtIvDL/wnmuYOhG+hhxrieiZJqFbEJsj7fP4wMQZjkTSphBkFpB8tXnkD
 ottgVtzEZ6o5tvmIQ779I1xbVZAqQnp6osde6yrBlgTk3vhD+D5Pa6GfxUDuzyx9
 XJXtFxbPt16Gu+x7uG6Qn0+X8EVElvtmCDCl0fct91ki5H7XTNWhOBtkqssjB2Pe
 7PVX83ncOfMWIOpEGeUIYWXWQAnfF/KvLtrpd3DZUBkamKMv9+nrI//2FaRxbVaM
 cDRfEcbhMZQnBrPd3mOcoy3hWNn3rWbqVdS+RtS8RsD0SaTRVTA=
 =cf7V
 -----END PGP SIGNATURE-----

Merge tag 'qcom-arm64-for-6.18' of https://git.kernel.org/pub/scm/linux/kernel/git/qcom/linux into soc/dt

Qualcomm Arm64 DeviceTree updates for v6.18

Add support for Lenovo Thinkbook 16, Dell Inspiron 7441, Dell Latitude
7455, Samsung Galaxy S20, Billion Capture+, the Monaco EVK and the
Lemans EVK.

The SDM845 Cheza development boards are removed, as they are not longer
in use.

For IPQ5018 crypto, tsens, rng, SPI NAND support is dded, the two MDIO
buses are added and the internal GE PHY.

IPQ5424 gets CPU frequency scaling and a missing UART.

The SA8775P SoC is remaned Lemans, to reduce confusion about the chip
name. The IoT memory map introduced and made the default, GDSP FastRPC
and GPR nodes are added.

Touch keys are enabled on the BQ Aquaris X5 Plus.

On QCM2290 the video accelerator is enabled, so is HS timing modes for
eMMC.

The QCS615 platform is renamed SM6150. CPU frequency scaling and the WiFi
PCIe controller is introduced.

On Monaco (QCS8300) scaling of L3 and DDR bandwidth is introduced. So is
eMMC support and generic packer router (GPR).

On the Monaco Ride board, the eMMC controller is enabled.

On QRB220 RB1, the venus video accelerator is enabled.

For SC7280 the first PCIe controller and PHY is introduced. SoundWire,
LPASS, and USB offload support is added, the codecs and sound card is
then described on the QCM6490 IDP. The MDSS core reset is introduced, to
clear bootloader configuration on SC7280-based devices.
On Fairphone5, USB audio offload is added.

AudioReach support on SC7280 (QCS6490) is introduced and used to
enable sound on the RB3Gen2 board.

The video clock controller is added to SC8180X.

On SC8280XP the GPI DMA controllers are described and enabled.

Display and GPU is enabled for the Fairphone 3 and charging is enabled
on the Google Pixel 3a.

The routing for the second USB connector on the Lenovo Yoga C630 is
described.

On SM6150 ADSP and CDSP FastRPC is introduced, as is the video
encoder/decoder (venus).

On SM6350 RPMh statistics is enabled, the USB audio offload DAI is
introduced and on Fairphone4 the USB audio offload support is enabled.

On SM8450 QRD the PMIC GLINK is described, to add USB Type-C and battery
functionality.

On SM8650 ACD levels are added for the GPU.

Camera and video clock controllers power-domains are updated on SM8450,
SM8550, and SM8650, now that support for multiple power-domains is
accepted.

SM8750 gains bwmon support for dynamic bus scaling, and PCIe nodes.

The DWC3 glue and core nodes are flattened on a number of platforms.

USB Type-C DisplayPort support is extended to 4 lanes (from 2) on a
variety of platforms, now that the QMP PHY driver supports this.

Platform specific RPMh PD constants are replaced with generic constants
wherever possible.

On X Elite the PM8010 is disabled by default, removing boot splats
on a variety of boards without this PMIC, the video clock controller is
added.

For the X Elite and X Plus CRDs, and the Lenovo Thinkpad T14s, HBR3 is
marked as valid for the external DisplayPorts. The fingerprint reader
found on the CRDs are enabled. The PCIe x8 slot on the QCP is enabled.
The two Microsoft Surface Laptop 7 gains WiFi and Bluetooth support.

GPU support is added for the X Plus SoC.

* tag 'qcom-arm64-for-6.18' of https://git.kernel.org/pub/scm/linux/kernel/git/qcom/linux: (208 commits)
  arm64: dts: qcom: x1e80100: Update GPU OPP table
  arm64: dts: qcom: sm8650: Drop redundant status from PMK8550 RTC
  arm64: dts: qcom: add initial support for Samsung Galaxy S20
  dt-bindings: arm: qcom: document x1q board binding
  arm64: dts: qcom: sm8250-samsung-r8q: Move common parts to dtsi
  arm64: dts: qcom: lemans-evk: Add sound card
  arm64: dts: qcom: lemans: Add gpr node
  arm64: dts: qcom: x1e78100-t14s-oled: Add eDP panel
  arm64: dts: qcom: qcs615-ride: enable venus node to initialize video codec
  arm64: dts: qcom: sm6150: add venus node to devicetree
  arm64: dts: qcom: x1e80100-romulus: Add WCN7850 Wi-Fi/BT
  arm64: dts: qcom: qrb2210-rb1: Enable Venus
  arm64: dts: qcom: qcm2290: Add Venus video node
  arm64: dts: qcom: monaco-evk: Add sound card
  arm64: dts: qcom: qcs8300: Add gpr node
  arm64: dts: qcom: qcs8300: Add Monaco EVK board
  dt-bindings: arm: qcom: Add Monaco EVK support
  arm64: dts: qcom: qcm6490-idp: Add sound card
  arm64: dts: qcom: qcm6490-idp: Add WSA8830 speakers and WCD9370 headset codec
  arm64: dts: qcom: qcs6490-rb3gen2: Add sound card
  ...

Link: https://lore.kernel.org/r/20250911233600.3033675-1-andersson@kernel.org
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2025-09-15 15:26:24 +02:00
Arnd Bergmann
cad0261fd0 Qualcomm Arm32 DeviceTree updates for v6.18
Bring a few updates to the MSM8960 platform and add support for the Sony
 Xperia SP.
 
 Touch keys support is added to the Samsung Galaxy Grand 2.
 
 A number of DeviceTree cleanups.
 -----BEGIN PGP SIGNATURE-----
 
 iQJJBAABCAAzFiEEBd4DzF816k8JZtUlCx85Pw2ZrcUFAmjDSHwVHGFuZGVyc3Nv
 bkBrZXJuZWwub3JnAAoJEAsfOT8Nma3F5KwP/RMdjucB7rVhqFQWinM/TKr1WWBb
 /vf/vM7NCQ3CVXnqSkGZQDFinjgYa6J4LnKdSI1ebLtA5tYy1m5TxmSZ9iSUHK7m
 9AsqME835GWhvmuIJb05l+RqoVizSmP6/c8SOg1zcLKXE/al+iMcdXjISGagXdRA
 N1IRuyMrfu9wUjntmt+2bP8HOQuw1yuRHV0vEKdqPQUaJnzBOwjzznLqQ4HP7wT6
 SbYocN9m4HnplqWn3i71aq9b59tQyLtyHVDLKbn1r4P0qEZlb8EpcK2E1EKddKlL
 8F4uU02c2OuBIsDOOl6XEBrVPm7ZxFCQ9i9+PqVKtGS88sc/Sof4FW5si6MP14p+
 GbiB2bO2U6INuH7PPC7SsIaoeN97irlBP8VTZlw/DFkkFJ6BBMcOYKViFjEQQpMU
 ESUSJF4g2uvUhBIqNRYnQBT0vmnpnQe/sNS3QDaW+BRiVpu5Hu4LxmdBHZ5wR1nL
 cAJS36qMswP/FN3iTqorQbuolpgal3WyhVKBhOad1dvOHDJ/FJc6hhmiwko+qHD+
 PKsfjx1Xwa9aGnd/3OxEVF9WUjG8LRNvrRABTTDJwpNltpDyWURVwFCQSlJ1PhFM
 FVcRPmTeipMxST3JOCp8F7mLAPJTbj43ONAsSwClhrK8WaIIxXQYXCJeEjNKQ0b1
 ky/RaYPXosk3C2uL
 =6gni
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmjIE4kACgkQmmx57+YA
 GNkgORAAw+cBBLv1vn0iJ90zF0NOQd2Pfv2AIYsayIVDP0wIbsfy801Yydgo2+0D
 Fw2qhY/Avrfrswn8A7i7BK9EG5SO+DgbXd51QXwaHYNdvvfmSyoV+TMlo5LzH1GZ
 hpctSZ8/oWfwvsToAiMrNQVMFJjEDFSTeU4s81k6h9JmGCGWL/jx3WzDzgBAlsaD
 MCiJD1dm+spLNNaPBEEIZ62Ptkzx0+SRI8NiSswPeq7FaH2cJzGMD2HGtjzsXmVY
 N9QLjI/unA5LfYuFec3aLUoLOULBhz3tz2cbyw+p1rEwiKfCEt7dSXJ3a/Utp2AD
 VKxFurDIU+opBJ2CxWsoTatDvZQ9KByUdrx6E5S+SM46IZuALVrLYCGZJFDH7U1w
 7yDbx7kxKsQaZebCO2UdIuU+kvct9oYkBFec3/GzW7+DevqkuGiF64TOf7Piu6ez
 EEpaerGvQhBVrgmDxsOIwrB0JzNAy4JJUZ5b3e+bg+m1v453wZXqVB7CBfbIidOi
 oOZxD4znv53rpJ/4BItbPGV2zLg3gSV4BOx3vPMcQc/vVVZYEj34SavgRc2juUaE
 21mEakD/HMtvgjkM6Y2rxRRqncR8RKo4IfE0iHz97CB/4DHuWukW9UKrcOs+ydN4
 j4Fc4tmPExAnkOPv2LCx4q28Hal/nyaToJ7b+0Mq0aRlkWyAO0U=
 =5FsU
 -----END PGP SIGNATURE-----

Merge tag 'qcom-arm32-for-6.18' of https://git.kernel.org/pub/scm/linux/kernel/git/qcom/linux into soc/dt

Qualcomm Arm32 DeviceTree updates for v6.18

Bring a few updates to the MSM8960 platform and add support for the Sony
Xperia SP.

Touch keys support is added to the Samsung Galaxy Grand 2.

A number of DeviceTree cleanups.

* tag 'qcom-arm32-for-6.18' of https://git.kernel.org/pub/scm/linux/kernel/git/qcom/linux:
  ARM: dts: qcom: Use GIC_SPI for interrupt-map for readability
  ARM: dts: qcom: sdx55: Add default GIC address cells
  ARM: dts: qcom: ipq8064: Add default GIC address cells
  ARM: dts: qcom: apq8064: Add default GIC address cells
  ARM: dts: qcom: ipq4019: Add default GIC address cells
  ARM: dts: qcom: apq8064-mako: Minor whitespace cleanup
  ARM: dts: qcom: msm8226-samsung-ms013g: Add touch keys
  ARM: dts: qcom: msm8974-samsung-hlte: Add touchkey support
  ARM: dts: qcom: pm8921: add vibrator device node
  ARM: dts: qcom: add device tree for Sony Xperia SP
  dt-bindings: arm: qcom: add Sony Xperia SP
  ARM: dts: qcom: msm8960: disable gsbi1 and gsbi5 nodes in msm8960 dtsi
  ARM: dts: qcom: msm8960: add gsbi8 and its serial configuration
  ARM: dts: qcom: msm8960: add sdcc3 pinctrl states

Link: https://lore.kernel.org/r/20250911220940.3023575-1-andersson@kernel.org
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2025-09-15 15:24:25 +02:00
Arnd Bergmann
4c4457342a ARM: nxp: lpc: device tree updates for v6.18
This pull request contains device tree changes for ARM NXP LPC32xx and
 ARM NXP LPC18xx/LPC43xx for v6.18, please pull the following:
 
 - Frank fixes a multitude of device tree checker warnings reported for
   NXP LPC18xx/LPC43xx powered boards,
 - Vladimir fixes a number of compile time warnings issued by a dt checker
   for NXP LPC32xx powered boards,
 - Vladimir replaces Roland as a maintainer of NXP LPC32xx platform
   device trees, Roland is inactive for more than 10 years.
 -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEETKMJMWSwX7CFTVIOqj3i2jwlOWUFAmjCv/0ACgkQqj3i2jwl
 OWWzCBAAwGSUzm0ftNZU88i5HT6i3Lp27aZbNfM0gSRks9SJDkNhGmvKDOGHTRBk
 9gCskuFi9zYUz89wnQnWpJhQaZkjW0tjUFOX2w7QE4xZPkTHqw+ZhCYvBBZXjr9+
 T7w9y6W34M0sC7b/fcmEFfNvVt4jYZu8dka6yO5iw8PELkWnXSeZdsQW2EwvwWzU
 7pEYNIxVRqLj4Etro5w7Sv7ydWnXk3lSISbKrx3XdygUia0BSzawGqYyvIgYNn1V
 U1GCVAXWJduCAbTodGpB4+7QChu1G6PolebgWoTTetMgOixEs+TEbTleVcZ7rDMQ
 mmL2bb1sgqnM7LiT5eHlYclbcPimEHmQBWvZBR9J/WszZYsuyEEYiQDuONK+IhYX
 xWChx0fZeTUTQky9OTzRqqBB3symqxLJBKzolposHnzKsDQNbMPKgjxbSd04ZXSV
 vauxzhxtSiPQxsRhGjdNtUTRiWpPMnwFNzMt/DaPqOvKi4a/RNuXbka9jAATSqTC
 RxUk7JQhNqtOIpgckP+9ttmLwCaKpcsflxcs8SEnP4RN3Cl7px0Mz6fA22cWoR3n
 9YcQbU5QSuGj4IPRcb9v3BybJOiyp1DjrDBreyY9AeZr9Y8ZFWC6ERAXhKHNZnbz
 fUwW8D5eDsh5LDIVRAcyP4TwoStvoiT9Z75RQaAZ82UOnJ2pNw8=
 =Oe2G
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmjIEv4ACgkQmmx57+YA
 GNmZvA//XKyeUMjcfU+7kNgefAxSG9MBbbDJPIhsJGvYSzAxxFuxh5sTMwGBDH45
 hVtA0Y0B99/G7+AKZZWMbKnC6N2xk+Jy/Sf3bSDQk+tTCw0JKLXm9iw5aKl6+9r7
 CDepZgO9i/a3pO46UaVqaSOgNoGwgWoMvBw8IHiaM2nzC0iOkK6mh+NNGTUiQ+mo
 hKBLbNrP4ES90kBbvcgDGo7dK3uBCH/7T7P0oXLKVyzHa7OgYSaT34MOGK2zzEG9
 NATZYBviffvGsaTb5Q+wEmMsSbA1SOHQxcwDPuwtn3Cv8hg/C0Ez0f1jaUWeT4ho
 GGz7KaBqeu9InjGXtyuwio2mcFFKNS95+DkJhTuYkECb6jwTMxAc92QGBtqbYpR+
 /PiHpqtG8CGgNm0QOcpmNf2ux2vhAi2Dq2R8jtI+6kh34gLTNVRZnezvBP25HVa5
 8wU0PC9lPx4voHEvqvaNAH+tWy18NNboirkpEU01JkIz9aTgqLXRNC6OTDoQj53F
 rUpvTH8TlNyzw+xockQwz31Bmf8F1hiBjpixKenij8Kn/gkkGJaGP+CkC4GNXlF3
 +USOOPg9uzF2Nuks673bT4UqfxkgYpf087/WcKll7HQn1Fn2fbih0MLguLXG9bo0
 Mjo4oZR/iENrs8WcmGLAlJ6FFJ4NjBDdHTudJe6upochwb0Iu/Q=
 =d2H1
 -----END PGP SIGNATURE-----

Merge tag 'lpc32xx-dt-for-6.18' of https://github.com/vzapolskiy/linux-lpc32xx into soc/dt

ARM: nxp: lpc: device tree updates for v6.18

This pull request contains device tree changes for ARM NXP LPC32xx and
ARM NXP LPC18xx/LPC43xx for v6.18, please pull the following:

- Frank fixes a multitude of device tree checker warnings reported for
  NXP LPC18xx/LPC43xx powered boards,
- Vladimir fixes a number of compile time warnings issued by a dt checker
  for NXP LPC32xx powered boards,
- Vladimir replaces Roland as a maintainer of NXP LPC32xx platform
  device trees, Roland is inactive for more than 10 years.

* tag 'lpc32xx-dt-for-6.18' of https://github.com/vzapolskiy/linux-lpc32xx:
  ARM: dts: lpc32xx: Correct PL080 DMA controller device node name
  ARM: dts: lpc32xx: Specify #dma-cells property of PL080 DMA controller
  ARM: dts: lpc32xx: Specify a precise version of the SD/MMC controller IP
  ARM: dts: lpc32xx: Correct SD/MMC controller device node name
  ARM: dts: lpc32xx: Correct motor PWM device tree node name
  ARM: dts: lpc32xx: Set motor PWM #pwm-cells property value to 3 cells
  dt-bindings: arm: nxp: lpc: Assign myself as maintainer of NXP LPC32xx platforms
  ARM: dts: lpc18xx: add missed arm,num-irq-priority-bits
  ARM: dts: lpc18xx: add #address-cell and #szie-cell for spi flash controller
  ARM: dts: lpc4357-myd-lpc4357: change node name mdio0 to mdio
  ARM: dts: lpc: change node name 'button[0-9]' to button-[0-9]'
  ARM: dts: lpc4357-myd-lpc4357: add power-supply for innolux,at070tn92
  ARM: dts: lpc: add cfg surfix in pinctrl child node
  ARM: dts: lpc: add #address-cells and #size-cells for sram node
  ARM: dts: lpc18xx: swap clock-names bic and cui
  ARM: dts: lpc4350-hitex-eval: change node name flash to flash@0
  ARM: dts: lpc18xx: rename node name mmcsd to mmc
  ARM: dts: lpc18xx: rename node name flash-controller to spi

Link: https://lore.kernel.org/r/20250911130642.41958-1-vz@mleia.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2025-09-15 15:22:06 +02:00
Rob Herring (Arm)
58760bd721
arm64: dts: socionext: Drop "linux,spdif-dit" port node unit-address
A single graph port node without an address (i.e. "reg") should not have
a unit-address, drop it from the "linux,spdif-dit" port node.

Signed-off-by: Rob Herring (Arm) <robh@kernel.org>
Link: https://lore.kernel.org/r/20250910233923.778992-2-robh@kernel.org
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2025-09-15 15:21:25 +02:00
Rob Herring (Arm)
668cf07655
arm64: dts: apm: Clean-up clock bindings
Clean-up a couple of clock binding related issues in the the X-Gene DTS.

CPU and I2C nodes aren't clock providers and shouldn't have
"#clock-cells" properties.

A fixed-clock only provides 1 clock, so "#clock-cells" must be 0. The
preferred node name is "clock-<freq>" as well.

The "type" property is undocumented and unused, so drop it.

Signed-off-by: Rob Herring (Arm) <robh@kernel.org>
Link: https://lore.kernel.org/r/20250910223020.612244-2-robh@kernel.org
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2025-09-15 15:17:53 +02:00
Rob Herring (Arm)
7a0e28e5b2
arm64: dts: apm: Move slimpro nodes out of "simple-bus" node
The slimpro nodes are not MMIO devices, so they don't belong under a
"simple-bus" node. Move them to the top level.

Signed-off-by: Rob Herring (Arm) <robh@kernel.org>
Link: https://lore.kernel.org/r/20250910214822.508317-2-robh@kernel.org
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2025-09-15 15:17:43 +02:00
Arnd Bergmann
7a33f9092f This pull request contains Broadcom ARM SoC Device Tree changes for
6.18, please pull the following:
 
 - Taishi-san adds support for the Buffalo WXR-1750DHP using a BCM4708
   SoC
 -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEm+Rq3+YGJdiR9yuFh9CWnEQHBwQFAmjBr6wACgkQh9CWnEQH
 BwR3zxAAsY2vAF2MqA6TwtdxJT+xttnhm/t+bZIWzlErXhWS4Ej9CwdsjaMLaTKx
 jf3udU2yAhPKxpCZmY31vk94ue5FdO88kU/tzkcZVeE6adl3xJan8C14/panaQSW
 6x1shZcTm7GZ1mniEMG4q2ookClc2Te2sCRHmTvyYPBhQqFaDrSWSsDw8C3zHCAl
 ykXf4gl8DnPsG3VMhsd1wHPm6M4AitZkCxa4pm2PnjYVoBxijWoUM53JBQK8ZZNY
 /CEpv/cEQskQTF+rLqqKs5qo5NWgB1KUEuu1+tvZKewgWwxqJ9K2/hD+rlOJcC5T
 ysRdCJEOEzgJSG0E5AmZccFC57o+2esjjh1aqYLLmgck0jPtfIj4K0Q7wOIcHy/K
 eNVQ/92VsNqi1snJPrFXXaXm2jzO48jH+ijOXv+WP4CYjtBMH9EhSN3C8iXUdRjR
 lLWS4OosPdd6/eb2wSOzvtOa6w9DMhRlG7jAYjkSnszj/FFUygMaEKukGTIxJTf9
 JMC80nASte83hpH6JpEnar6zY+fWpFdg9udF2r3VQApYixcU7oy8lOzWHMovFone
 TmW08mT0vrjeq3cv/YJGT+q5HcwgsonIguWZr0wMKoF3Zikuonr70yP08aicgafy
 DAhaYWWnhbXpndfUVzBVeq3tZeVAGdlgXOpGqdTchk7zVwjo6rY=
 =iwn6
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmjIEbsACgkQmmx57+YA
 GNnX6BAAkbddGn4ARM/ZX3AtcJFfugwajz6+4Y37qY2IzE/bAM8UQPj7OJ6QFSTM
 TB59ZKiFZnJNAXJgTNUwp3vYijf36vH710vR2jmbqlaWsr2L43IGzilT+rR9miTA
 e6JgbN7PbBSP7Y1RETAzXXqzYXNJW/WXGhzWNyWlppOMMLL8KmiG3NRkxjpvntmG
 y7oy5F7FxEH2YmO186ppxTz7aTLktAvwc2Vh15D5wj25/zNmgweVg+9hvOyXxDHR
 kuAG6lLNspdIBEyAHzIQJ6P4uxhbuBqTMZ09vSmZhWyV9AAeqMFu1q1p+i/1vRHF
 zHt39AYYWZ/Lyx0OJI1cA/nSnkoduhJDwpV5AUtTO3MGD4gvakSmbsw44yCH4gQM
 sTDxgSUWeVj2FUs0goKZfyaOnSrL9RwcCLbCB8fmYWWvNHOLP52p3EFf0/vtO0kM
 5TyjqkMxhci89mgfGaF40N825qRHuzrRJX6mkbEvVoWlbApu2395zflxMsGzYTHk
 GihbD7UXXptsdweU7+8KmRhvBJJN/jFdq/kGyB9ltJR5sIm7AIj40NLnoZYy36N9
 wVruZVZbdVqiyaP+dZJ3ctriA9ebRcxXKUPtaLyPLH6aEMRioxvz4+2xOQiiUydu
 4gzr2i4UWsH5dlp//uIdgEp7hO2j9v7gBN4aDn8e+yGRI4UnOBk=
 =GQHm
 -----END PGP SIGNATURE-----

Merge tag 'arm-soc/for-6.18/devicetree' of https://github.com/Broadcom/stblinux into soc/dt

This pull request contains Broadcom ARM SoC Device Tree changes for
6.18, please pull the following:

- Taishi-san adds support for the Buffalo WXR-1750DHP using a BCM4708
  SoC

* tag 'arm-soc/for-6.18/devicetree' of https://github.com/Broadcom/stblinux:
  ARM: dts: BCM5301X: Add support for Buffalo WXR-1750DHP
  dt-bindings: arm: bcm: Add support for Buffalo WXR-1750DHP

Link: https://lore.kernel.org/r/20250910171910.666401-2-florian.fainelli@broadcom.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2025-09-15 15:16:43 +02:00
Arnd Bergmann
41d773149b This pull request contains Broadcom ARM64-based SoCs Device Tree updates
for 6.18, please pull the following:
 
 - Krzysztof fixes a DTC warning for the ARM GIC in bcm2712.dtsi
 
 - Ivan adds the pin controller node(s), an additional GPIO controller,
   the second SDHCI controller node for SDIO Wi-Fi, and the UARTA for
   Bluetooth to the BCM2712 DTS (Raspberry Pi 5)
 
 - Stanimir adds the Ethernet DT node and enables it for the RP1 sister
   chip
 
 - Andrea deletes a number of redundant PCIe DT node enablement, updates
   a comment to describe the relationship between bcm2712 and RP1 and
   finally enables the USB controllers with RP1
 -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEm+Rq3+YGJdiR9yuFh9CWnEQHBwQFAmjBsLIACgkQh9CWnEQH
 BwTFFBAAzwb6T/eAb1eu2ut8Jn42SzqowKd1YLBkonVCQ55onTAIXaH9IyIsQ/gs
 tCOc6aTJaVZCjvTl4Qp1dCB/XLEtK2WtCed3Avu5JZLTWRZjjsYFW5dHTbScl4m/
 AOoXGj1p9IDHB8LRzdd/5DSh0dIj1Y5npCEti1J9mFoL8zPEIHfEvSa+wXV49i2a
 25xZKA8TwQOmfwtxYrLIKO0aEaOLPFGcbqc+9lDCwGzJj3Af5VpB2P6lGTjpLFdG
 AE3sUvtL6Hfs47XgHn/oRoQFvljuTClEU9tUWq+k6BUz9p6t13833jVwz8I6lZPl
 9XoYRvuP3g2hELWRbX63PogePTNZp5Iqn5KG1YLlLigsxrHHN7TQnu2AP6l/R6Ti
 gm108ZmidXOFbc10ONkOUQv0MX/U8Mi9XW4xXTvDG85UkiftEMXaXcfozlNoWnrB
 rSwLotqsMVyfR5yu/kuxWODGsRdLteRFTv1T4Bzf2r4p/EbVRp4hcPQyQGAazGXZ
 gUKqn11FBAdKAEkgH8VpSfBh7Freet3Cgs/ttaTpmG7I0NDPJ4PBegdxMlB6TY9K
 ThhUv4qEWMXuggZxbgLp1v1tPtbheHN4REX62nYLxYrdaAXREukGFhcjrNZl4CVk
 E77Vl5sNjOgBJqrgaw2b3Nbs7VMymEdSoTnGrY+RCYlE/SEZ/L8=
 =1ROS
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmjIEWMACgkQmmx57+YA
 GNmhzA/8CjEyy71uETe/H5rPJwL34OR8SH3XNNHle14Ce5qlYS7n9sADz/n8Q4Vi
 JvDPZcZsH+2Bc7adaw9pvWRzTtnj0bkxPXe1Wp400UX8JLNIDfbRm5BWpIh2Gk2U
 ET/FqynAr7ppcxu1Py3qnCfFuZrIYrQFYk0nPvOuaYysjtXAIOJbjVdI1JjpqkM1
 5LhAsV//0CT7OTfbww4P+Sga+weM0aB+3sZ/7dg8Uf6AXP3nfzwtf9vch5GBvnok
 rYB6SCKdD9ZVF/SpbF1ruvaCekzemNqVXITrEicCjnzjzUKP/fbxR0IddntQ1cYk
 ZuUDQ24H39qeXoirDDw8gQ3BFBOH6mOYB2hMCzL/hLMXc5ljevZtfThbPv9v6xmb
 9qHVWfeu2yD0JA/dIva1OVTwQMzDSy+v4BfWnOzXxLZemwoL4Ly1o15tdzAsGXb7
 BIYVMTe8h+PAvUoYC+yEbMJrf8ZW8knFvMLPBZTL/GVWaAIVLBYiXVkRVFHtSMVN
 MOGDLroW6iIKVnp/KSeTyeSy4V0gYRDLF8qWXUX2QKLwfJipCAo+dACWzbmA59Ex
 JjhgQ48lwybJB8P9TePzR1CyTyj2Jf03AvhV6rkULEFz6pQiXbwktgGgfsw9RgI2
 g2AhRKLgoUghc2odjfbDFy9z5/WRn5m3Uv7raAUEnOT22TKg9NQ=
 =4ja6
 -----END PGP SIGNATURE-----

Merge tag 'arm-soc/for-6.18/devicetree-arm64' of https://github.com/Broadcom/stblinux into soc/dt

This pull request contains Broadcom ARM64-based SoCs Device Tree updates
for 6.18, please pull the following:

- Krzysztof fixes a DTC warning for the ARM GIC in bcm2712.dtsi

- Ivan adds the pin controller node(s), an additional GPIO controller,
  the second SDHCI controller node for SDIO Wi-Fi, and the UARTA for
  Bluetooth to the BCM2712 DTS (Raspberry Pi 5)

- Stanimir adds the Ethernet DT node and enables it for the RP1 sister
  chip

- Andrea deletes a number of redundant PCIe DT node enablement, updates
  a comment to describe the relationship between bcm2712 and RP1 and
  finally enables the USB controllers with RP1

* tag 'arm-soc/for-6.18/devicetree-arm64' of https://github.com/Broadcom/stblinux:
  arm64: dts: broadcom: Enable USB devicetree entries for Rpi5
  arm64: dts: broadcom: rp1: Add USB nodes
  arm64: dts: broadcom: amend the comment about the role of BCM2712 board DTS
  arm64: dts: broadcom: delete redundant pcie enablement nodes
  arm64: dts: broadcom: Enable RP1 ethernet for Raspberry Pi 5
  arm64: dts: rp1: Add ethernet DT node
  dt-bindings: mmc: Add support for capabilities to Broadcom SDHCI controller
  arm64: dts: broadcom: bcm2712: Add UARTA controller node
  arm64: dts: broadcom: bcm2712: Add second SDHCI controller node
  arm64: dts: broadcom: bcm2712: Add one more GPIO node
  arm64: dts: broadcom: bcm2712: Add pin controller nodes
  arm64: dts: broadcom: bcm2712: Add default GIC address cells

Link: https://lore.kernel.org/r/20250910171910.666401-3-florian.fainelli@broadcom.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2025-09-15 15:15:15 +02:00
Arnd Bergmann
2c58d35618 mt7988 (bpi r4):
* enable network
 
 mt7986:
 * add dedicated sram node
 * add interrupts for RSS to ethernet
 
 mt7981:
 * add thermal sensor and auxadc nodes
 
 mt8395 (NIO 12L):
 * enable UFS
 * add gpio keys to the PMIC
 
 mt8195:
 * drop reset for PCIe device
 -----BEGIN PGP SIGNATURE-----
 
 iQJPBAABCAA5FiEEUdvKHhzqrUYPB/u8L21+TfbCqH4FAmjBWLMbFIAAAAAABAAO
 bWFudTIsMi41KzEuMTEsMiwyAAoJEC9tfk32wqh+sXEQAILffbfkiVnPCX0+FpO1
 2jAlIU9afiR2VsE/34lN3iyFetJ/YYIkN0ZQU+2hyH3pJETz/QjOH5J3UEjnsQAr
 GL8AbLOYovsbUs+BKzC7mHrrn6FuSlsqiUFHncqYUo0D0UVF+M5TVYUmfbEe/oXX
 A0xh23/huIk97t7iPkfs/bry3KYHHqtY/s056CPSswMmRkzBuxd+/Fn0nhDlXGhj
 h54WHB1wUAJ3VV2suRSGQC1weIjSg09Yo5dOoS/eXQRrXsKmMBv92Q8vHdVstNYe
 YlN8Qlmsq6TBLIXrfwC/oLZrXCaHXpK496k7Le6wNMvd+BDg5YGyBr+Z0/d3Wpv9
 61VUMkXczM99/i8KhpePm0iqyCJ9QA6E5uJ83nDqCqk7PbI2kthTZvJcUH4T+8iL
 9M5V5+iqPNVyT5MWdh3GU3Q+yAcgfZwLpuiClrJ7o09VWdTgMS3XvxWAsNRtyHLD
 B3aalBEvAEH9Ub5x9iyJq0Sgzn/B/viVSWuLka+A4ijthOqhXzgD+5splZQbAezu
 gPGubbKwaCTxlfoK5m+Jiq+PV00y1riVO8ooBnKG/WhlTgIbXYbf7xezuYujRgqb
 f01MA3y+Aih0kbJxTie3kGj/bjJ8xlPWLETrD/uAjrYb7BJlbKJLK8IJg8g6Ze6e
 AsQbeUCbXvZAt+a2ujU3Uori
 =luTM
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmjIENoACgkQmmx57+YA
 GNkxbxAAiLL8Z0oieqfyEq0nCyN4kaYPQR2Cnof/et90hkogg+oMM/K0ocaKuyFZ
 uLQ4PRZ4yZZRZdncmUCpMJQqW5jx8vKrc8Vg/j7k99ABMtfgjuPOpSPOOXycAvbc
 RN5CnMnA/uRSj+aGfyLPiqR0WIp9V5+kHOfguyKC0ZATgZDrj0vNmxeGz6YWNqlR
 kUZxIojlvB6YWaIwGzvuJzHmLMmpcYQEPEi8Ncv6OGrVse+gBfSGF+FE2IgigMzw
 qPQu6pVjPUJG8lfKUwwoQTW9mo2PWtMvE95Lb3XWHhbMei7TRXszXlg8ivVHWenB
 eMI44vNpbVAuF7XbKY0iOS+gp7K84ayx6vigq64S6DayhIDVHJJU1PbnobhTNlKl
 yweloptuRz2Dsw+9UlqgCt8WPkQQltmS+k7VClijVRAEKuqxeiX+y7e8ArLd85te
 Y1P6Hv1bYRlHMUNDlspFKkelc8K5YTi5TaOT8jfH1gbJ/lnX7bhNOSdtlZnzq/Qj
 KzvMLawl9ENsuNdyKaf2ORRRe5lqz99jk3F4Ek7WNZprTFZfOC4WaQTEJ2pVnkUe
 ZEXRqU0uhFgze8jH5DIS2ttCE5WW/B0wJA7f0b4gtHcB//74KeXYmGaMO4sH4pR9
 mpN6vISMFD3qKHQzfv/I6JKi3gLqALUD2/U9X/oyGHCQ3ewt7c0=
 =uO9C
 -----END PGP SIGNATURE-----

Merge tag 'v6.17-next-dts64' of https://git.kernel.org/pub/scm/linux/kernel/git/mediatek/linux into soc/dt

mt7988 (bpi r4):
* enable network

mt7986:
* add dedicated sram node
* add interrupts for RSS to ethernet

mt7981:
* add thermal sensor and auxadc nodes

mt8395 (NIO 12L):
* enable UFS
* add gpio keys to the PMIC

mt8195:
* drop reset for PCIe device

* tag 'v6.17-next-dts64' of https://git.kernel.org/pub/scm/linux/kernel/git/mediatek/linux:
  dt-bindings: arm: mediatek: Add grinn,genio-510-sbc
  dt-bindings: arm: mediatek: Add grinn,genio-700-sbc
  arm64: dts: mediatek: mt7988a-bpi-r4: configure switch phys and leds
  arm64: dts: mediatek: mt7988a-bpi-r4: add sfp cages and link to gmac
  arm64: dts: mediatek: mt7988a-bpi-r4: add aliases for ethernet
  arm64: dts: mediatek: mt7988: add switch node
  arm64: dts: mediatek: mt7988: add basic ethernet-nodes
  arm64: dts: mediatek: mt7986: add interrupts for RSS and interrupt names
  arm64: dts: mediatek: mt7986: add sram node
  arm64: dts: mediatek: add thermal sensor support on mt7981
  arm64: dts: mediatek: mt8395-nio-12l: add PMIC and GPIO keys support
  arm64: dts: mediatek: mt8395-nio-12l: Enable UFS
  arm64: dts: mediatek: mt8183: Fix out of range pull values
  arm64: dts: mediatek: mt8195: Remove suspend-breaking reset from pcie0

Link: https://lore.kernel.org/r/46756067-ca2f-4053-b9e9-bc6e66170b21@gmail.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2025-09-15 15:12:57 +02:00
Arnd Bergmann
9a801e8b96 Samsung DTS ARM changes for v6.18
1. Drop S3C2416 SoC from bindings, because it was removed from kernel
    in 2023.
 
 2. Add Ethernet attached via SROM controller (memory bus) on SMDK5250.
    This wasn't tested, but code should work just like it is working on
    Exynos5410-based boards.
 -----BEGIN PGP SIGNATURE-----
 
 iQJEBAABCgAuFiEE3dJiKD0RGyM7briowTdm5oaLg9cFAmjAda4QHGtyemtAa2Vy
 bmVsLm9yZwAKCRDBN2bmhouD176ID/4y6wg9Z3QmfhdJfKwunnkYz6A2tV53h/KX
 E4FL+Ussc/hz9GZu9IagdXOlE0DaP1+QI2uA6azfK6pbsgVJR72M72O0meOkvXoF
 YCUWEzZPkqZhxmJSJYdFaEIcGW48gFAlrthZXfZxXIrBngRd5UUeWkTExV5HdoPx
 TVi8tE4CLECFQzsSEYKHVuMSqKVlmd8haJyzNo1I9IXNE60ThuTdTayeT8VO6h4a
 J4J0j9Wb8PZE0kDrxA7lZZECbNVGwWaBSAaDcsqjIzlCBhia2Lc3CnEiCWoB3YFk
 KZ2NxhQK1PvNuDmSSkJ35eu+yJJNXRpP4g5xBRd1IRLZU6MzSu/lMw/WPYbWIk5c
 9RPiBlinJTshjk6NoaolIs2OUslokCaKcYWsmwZePLI0epWJSLRcEaJ+HIgK8VXJ
 guLbpN3JDBnC1ocyWnEFAJUTnpnS/GDus9GbjftSj+2Er4rrbXYbws72fQuCPKTk
 rPFnLhwKir64P/Dk8VDOUWVFOBrhslrMRG9LdZp9pRToA6lqp/70EDVX+/7MFKJf
 wtBsCOtwE0oTyr1HNsJnn/Wmn9RfV+Umtprd1LYkB5S2JYxJcqmxl/OcEP80/C+G
 MQh9gO2ZU80A9E/+kAbtDTjHMyYHROwNJTQK3/PdWQ11hlgg9SQpUjM7LHiVWouH
 +SHP8+BTiQ==
 =7TWt
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmjIEIsACgkQmmx57+YA
 GNndrw/8CjlAVt+L0lVi7/I+x/Bi2cDH0oOSJwZTdArhOjymaGZKHdstxadFbJnE
 hCSGmOZifU+Mpifwf1d/7VZlivdwlMk1/Ruzlh2BAK/lOPQtfMyTXiAlILRRrRuU
 BsvPr0Ob/8KAEY0L/Hq6iKsVdjkq+2CdRHqmmrM9h47cdKzogZTXH/BwpkZP3JcX
 fQdshVqgpio9oQF74SXwlZ+/ZUDwZJCfHKN7UdcHXht3Aiw0BN2Cf0wkTaQe6WXJ
 v2/kRiF8Poj/skEDOQX+heXoLbzlBVz7+9vR/f7ykuMUbELBUWfFEzXYVZi+ml0d
 Ew1gAl1HfQwAPgBi9c5x++gVyI8GTZQIq2vmt39abRcxpnEpl4m+Cg9xKxFxRcqu
 bVrxdde1ZG8H3TrFUAyRZaD/hnVRbRnSbci+fcRGV1WqlPkQ7o6SO/A5K+tHTuf8
 +gYJli9DAHwB6ElQKSGNO7a2oyezGampCx3fEMzyyT4evD17CIY4suYIY9ImShxj
 u0DWZR55zkyYsF89Q2enic3ldUlCe5mdMi+ReFnV+iciqR09oc2rYGLpCusJ+9sD
 fWQ6Vs2BaZxihiMijBoHZdL90dHpokkwrAS/iME8QzIoZPyq6wlmGa4MtcLhEiGR
 QgybbsgpoimjAKV4VBbGIExMhmoq8a9V1lsVa3wuLHL46sTxbQI=
 =T++I
 -----END PGP SIGNATURE-----

Merge tag 'samsung-dt-6.18' of https://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux into soc/dt

Samsung DTS ARM changes for v6.18

1. Drop S3C2416 SoC from bindings, because it was removed from kernel
   in 2023.

2. Add Ethernet attached via SROM controller (memory bus) on SMDK5250.
   This wasn't tested, but code should work just like it is working on
   Exynos5410-based boards.

* tag 'samsung-dt-6.18' of https://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux:
  ARM: dts: samsung: smdk5250: add sromc node
  ARM: dts: samsung: exynos5250: describe sromc bank memory map
  ARM: dts: samsung: exynos5410: use multiple tuples for sromc ranges
  dt-bindings: arm: samsung: Drop S3C2416

Link: https://lore.kernel.org/r/20250909184559.105777-2-krzysztof.kozlowski@linaro.org
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2025-09-15 15:11:39 +02:00
Arnd Bergmann
b425afb348 Minor improvements in ARM64 DTS for v6.18
Add default address cells for interrupt controllers to fix dtc W=1
 warnings on Amazon, APM, Socionext and Toshiba boards.
 -----BEGIN PGP SIGNATURE-----
 
 iQJEBAABCgAuFiEE3dJiKD0RGyM7briowTdm5oaLg9cFAmjAcEQQHGtyemtAa2Vy
 bmVsLm9yZwAKCRDBN2bmhouD1zz5D/4wVVWp+gl5WoWPAKmIqi1BxpzlTnU2uSLf
 HxmFCJ8vyA0MyAjlK8A9Kew+BH1DyLw3ObXLNhD2BuWyJosPO30SkY1H5EP9s3Sw
 gsbkYY4HwAOLpuCiF/DxF83bU+rHHdspbQ8XktulCFy0iGOLkh8eqRnuJ4ujgTUV
 JyvCiqZ/yPxwRXzeYq0M3t4cLS3qEzMFckGqD65EAurfH0laQbVBvXgSMS0oug/L
 WsBErYoJejQSEltyaT1hPWM4g7RVxiufSlHHBCariuXAyCEq3/Flk6bJcG3xdDAE
 NJESCg13yautnYW5z0LE0wt3+aI0IVg3NdqQ/xwcKeJnmMX/o7y7o4TkzPVvqL2l
 oGTV5495Pz/HrBEHr1yF152Ll1eh07+Y05ytnsX2ikC+POWC4lHPMi9TTwb9sac5
 Nw0XfGA9Ljl028mJ6cMMiEHWaTm2lMOAJXJXv47BvomUUO5lBsSTEeEFW5lLOyA7
 LJqxVZtCk97g+WerEcDGLLohJP5/vAUjYMtV0XzFowhPaIG6dAm+h33ZouabI/HW
 lZaO1G3a/qi/WQkG4zIshvmqHjMt5ywpn1Wk/0d0xKrZhUYSnRlvlQgKvVp5SW+6
 9cj35o/iw0j/+eW+cVwmlEw99ViLUr63AIDINmvli2GdKHxzDIxlFj80d4ag6UDw
 5NU6E54GCw==
 =g+Rb
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmjIEDUACgkQmmx57+YA
 GNmCxBAApFtIErNYjTImyo/lRwgUt7kQP9p7gtSzwwiYm+fcJ5iP95iEF11qQiFy
 LAzlWoZYdc3x4jxFptpoVIzcxDJN5uaQODTaLxJvfncliOCWTZ9bYF7vBued3Oe+
 98uebYu7AJy+tU0eQhOnsFnqei2uJqZPbQCSKB7QybnAk8DrMaCy/Y0MOYmfOuEF
 g2Di7R+o2cilhmVwEKRYYlvfBPYBN5NMiEb72o0iuIk76R1t5Btu/GXBDuEag34I
 ofwHeOxmfoGgf4KenqYb6Gp5DSozHVIrIqCIrEEPwUf0vTZFvUBQ06iPcJUWmyjj
 g1RufBcuy3Xiv9Si7A3sRD3skGrPpud8rczHZxm7wuIInBUgkRf9fgfG702dVwxW
 CFbzIKSUySXPwPGz48cAcI27kEm07M8kTioO7CO3rmmJ5Z6Wv3bUPASfadC4bDjO
 GECh313g+EhC160On+FMHq8YIRHJ/kWIn7+o9KcRIFb+Q8SigbrM46WwXCWCHHBr
 myWQJcig9eLuNMSXsJoEBNJtmRSuxtHChuloxRmhrnMnsr/9b0IS6IkLMuuNTBzP
 VvBndr6momTSvaDKVkaFRzZezzr74YnWnHfv8TG5Fdc7Jr/9OxOuu4+vb2tykYk7
 Pos00YgXqCVuftGuco5Xyav5acn+6RFFmrzx8IaRDEPXfkA0VbU=
 =5RVU
 -----END PGP SIGNATURE-----

Merge tag 'dt64-cleanup-6.18' of https://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux-dt into soc/dt

Minor improvements in ARM64 DTS for v6.18

Add default address cells for interrupt controllers to fix dtc W=1
warnings on Amazon, APM, Socionext and Toshiba boards.

* tag 'dt64-cleanup-6.18' of https://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux-dt:
  arm64: dts: toshiba: tmpv7708: Add default GIC address cells
  arm64: dts: amazon: alpine-v3: Add default GIC address cells
  arm64: dts: amazon: alpine-v2: Add default GIC address cells
  arm64: dts: apm: storm: Add default GIC address cells
  arm64: dts: socionext: uniphier-pxs3: Add default PCI interrup controller address cells
  arm64: dts: socionext: uniphier-ld20: Add default PCI interrup controller address cells

Link: https://lore.kernel.org/r/20250909182256.102840-2-krzysztof.kozlowski@linaro.org
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2025-09-15 15:10:13 +02:00
Arnd Bergmann
942d46b432 i2c-gpio-fixes-for-6.18
We have dedictaded bindings for scl/sda nowadays. Switch away from the
 deprecated plain 'gpios' property.
 -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEOZGx6rniZ1Gk92RdFA3kzBSgKbYFAmiwMhwACgkQFA3kzBSg
 KbauYw/+JjqRb3aRs4w688Cpj+SsNgnRsUX8iVyv17y9Zq9HqbPh845aYRTfZX1q
 ohg/RPaUHnG+EwpDiiaxasPv5Y2LjZVmtI64n99aGyFnQSYcKEZ9CNW2jzayGOcm
 fnJkPaMEpC7vDY17hoW5qFaEHSndMM1WSaXeIJawlaVN/pJvt4mo6R/FFx2XU72s
 wuKn8ibfI2Qi4CTYXKwZYFj8NpdAuQG2QLugbHq2FhpYIKCdPjix77uANtcMNiqd
 wb0Y8lgriWpFpnahv0JETLqFT+HT3IiAndzdB8e2vISL2paxWG9rgwi538zwNxUL
 qd2j8ns4n8WvCLQdqjRI9KoTmDZ1k0zuZ2z9+kDnJxmFlIUi3VaLHBE5QHf9gxkS
 z5PS/QsdUSPGYmWmbgGOi5KhVnk33qQ7H5rwsPb6Tsph/DaK5zR9JrN/OxMhN9dK
 atFxTw8z3/ZTid6UTMBbsigBXyJXChOdbmZFPLAD63TrKnv7w59oEo7sa3pfe4Yv
 x6ZIkXbxtUGFwdV0Fo4F+PGfI6Klm2GzQduclO8N5j1V2oSHEAKBKUyQbx+V79HJ
 onVP+xwCKthwzPpu7GcD/+ivHiCgm02hYzmQMx17PAlg9gjU96YIiRFmsDGHoeYg
 lHn43slyofKpWKW2dQno+hTRSrHIdjG/ZEBXvDqkydHbeEntvuM=
 =eSeR
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmjID8oACgkQmmx57+YA
 GNngnRAAssnJ4y+GoZmc3z+xYlPU36wUA/VFiBLSRAoVmqJZ9p3YAYn3L6mRFl+D
 RPcP7r8QqSpLOAx5nBs9IouWYmEvQMmsZK6fC6XCS5dhMTPBbm68WYwqcKGU6fcU
 6h7dyzNThWK9Qr0ZZWmub24Me2YwxsJU1+YHCOm+/liihAYpC3jk53yoiUvZjztS
 8nhFPuIfBwNhbQrmRtb4oVx9tpKGNwRjJ7eAa2gjkTAUOIsxZ+rHhwHDJTXGu6N4
 VQ2Os7YoUIGVzFWG/x/E7/0OPfpTbJG0JWHHneLr3TT8ezlViHaOnlY8Nnlt6MAh
 F3H9/LJ+hUcGVukOqpL7aM2skPoBAQgBE0a8ZT99PJal2Zu2rudlt3QjW4QHrTIo
 ALIJsGjtbqde5/CBhOb5OkEEqasf48Sb+z9WhOOzQBCTV9SEjEno/Z7zroRNdVHK
 k8MLZl9wdtfz2DeOAmUw7b6cNKGG24w/bQzP99js2hBSuUGr0eKbX1Olk4E75xmG
 dCRcTvHpm3hlDhC/B8f4ZjrrTvkA2JpFA9ldwpwWSC+BtlZxXo23CCtiFfabb2Am
 2HzQSOyGI6OUp08W0U5Cy+/OOMf3G1y6oJt8Tg1Ff87AV+q/x1jqVlmjyN6HgcEu
 3EfBtSmfUNqbWVYjFbTRuemQHZ+MxOiMBE4+oF3cnt9PaRbk+ig=
 =jfZN
 -----END PGP SIGNATURE-----

Merge tag 'i2c-gpio-fixes-for-6.18' of git://git.kernel.org/pub/scm/linux/kernel/git/wsa/linux into soc/dt

i2c-gpio-fixes-for-6.18

We have dedictaded bindings for scl/sda nowadays. Switch away from the
deprecated plain 'gpios' property.

* tag 'i2c-gpio-fixes-for-6.18' of git://git.kernel.org/pub/scm/linux/kernel/git/wsa/linux:
  ARM: dts: stm32: use recent scl/sda gpio bindings
  ARM: dts: cirrus: ep7211: use recent scl/sda gpio bindings

Link: https://lore.kernel.org/r/aLlgGdrFEjh26knK@shikoro
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2025-09-15 15:08:26 +02:00
Andrew Davis
9685b29759
ARM: mach-hpe: Rework support and directory structure
Having a platform need a mach-* directory should be seen as a negative,
it means the platform needs special non-standard handling. ARM64 support
does not allow mach-* directories at all. While we may not get to that
given all the non-standard architectures we support, we should still try
to get as close as we can and reduce the number of mach directories.

The mach-hpe/ directory and files, provides just one "feature":
having the kernel print the machine name if the DTB does not also contain
a "model" string (which they always do). To reduce the number of mach-*
directories let's do without that feature and remove this directory.

Note, we drop the l2c_aux_mask = ~0 line, but this is safe as
the fallback GENERIC_DT machine has that as the default.

Signed-off-by: Andrew Davis <afd@ti.com>
Link: https://lore.kernel.org/r/20250813170308.290349-1-afd@ti.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2025-09-15 15:07:38 +02:00
Arnd Bergmann
54a5a6041b Samsung DTS ARM64 changes for v6.18
1. Exynos850 e850 board: Enable Ethernet.
 
 2. Exynos990: Enable watchdog and USB, add more clock controllers.
 
 3. Exynos2200: Switch to 32-bit address space for blocks, because all
    peripherals fit there.  Add remaining serial engine (USI) nodes
    (serial, I2C).
 
 4. New Artpec ARTPEC-8 SoC with board. That's a design from Samsung,
    sharing all basic blocks with other Samsung SoCs (busses, clock
    controllers, pin controllers, PCIe, USB) and having media/video
    related blocks from Axis.
 
    Only basic support is added here: few clock controllers, pin
    controller and UART.
 
 5. Several cleanups.
 -----BEGIN PGP SIGNATURE-----
 
 iQJEBAABCgAuFiEE3dJiKD0RGyM7briowTdm5oaLg9cFAmjAVGEQHGtyemtAa2Vy
 bmVsLm9yZwAKCRDBN2bmhouD12VfD/90heqQ/juGk4LYvNaNVChjmK63yRPR/DYH
 rIXJPo4QrgwVgmof/rhJpuW49YW2hF9GS3xoJrzAXr5UnWNf2tUiqcJGYEkaWDKu
 8PkMKVCRdlrf2ml8cqlQEquZtC2ZZEV/tD4KpxjHe8UzuLEr+GmNCfH/ZysS9eSj
 1/qeIIYOIaP6yu7AJlomvpJUQxbVlUoexN0cHVweoG0cHntFMomOQb3kqbpOHRgA
 vjI6BtRTvuQnFSOe3/Fv3e+j4RGO2zFsNFMEvxksi7E9yQZGSW+MuW8icG7ofVG3
 AsfE2HX4gURRMtC8N63Wj5n33OFRyPvq1loOaEWiOim51UumeRNo6TGY8veBXa8n
 Et7v0JzBNb2hwMEpcYuUucUaeW/S2pOJKsaRS7gkD8eERZZ0u74MfP0Wy8ve7aLE
 1iGRNDk7jOjaB4YTWujgrd/pVkCchP/h/65kM1nbPxdYsOZiCD5RUSPZ1aTPB7xw
 sbIfhypCyKcz00fYxFBKOyn6rRZOP+J+nO4mcpc4P1JX/6wIHSlMkZv210suCqjs
 NNLUXrKbKuzcjBOb4MibAn6r8caLjK2o6ax7qfk0p6TpUpyd+KwMaz5vxkBp/xLv
 IKHXwTJMoe1ixlICAdRyYXhHEELoN4RH5VFDEwt4ANl67lm7/7PIEyI92j9QRUyn
 /LaWJKv9pg==
 =NnMM
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmjIDxAACgkQmmx57+YA
 GNkNBw//WgQN+igrytta66+CmoZTT5fVJEnlphgsNkz+7ZyrHD04nk5NarZWqQLR
 Fv5xOkdjtxv/L7hQSxAiP/mNRGkM/LZbUhGYhBUIXVg36XnzD+IoYERbsZS/9hAi
 Dt7fvhC5FXYJKn+iKjqT10XeCLPgyJBeUB2xe+CsZm0qPq5VF3ct1ZXORPkUgj5b
 /KpUwBf18vB1/YVUvk1Fsd5/hf5gyV0Sv36vhUr9sRr4T/LfCvE0wStKgP1CBOzp
 CQBMiNq7AXoy9vtrcASDAmuwXZd6Ro9poxOXaFw7wJYBrWxPAbJ3DaqMpicz3K0R
 uzzzZOiLiz3Vcsv9s0OZPJfrbxADPqNwYQSQ+ZF7xAJQ8gR9qGtd5/vAFJOdkQvO
 mPR13Tvy2oYey4+hgApHfZp91Gk6PoRzv6d5LBtvG9qi4rc748QkCXNcU3vFhOod
 hYWHPzjSQOFhAAJivVlQ1ZeXzH/UVy3ecUwrG6PbSINY7PbCiR4hDRokdZ6bBnu9
 NyfcldYzBU/bJdzAL9B45pUOXKLfZaBeKh3Mqav40umxSVHBEG/o1i7U1lecX05t
 /wH+/iE3euYlgHznhW4GKxsfLspP0kwU8Ek9Xus0Xcgyr0YY9L5iwuu5SvAceesb
 cvg1w2K4B4kDhSBcRNrXv4qIyNsQ8AgohSMNgPfzY+/z06y5VsI=
 =Lek1
 -----END PGP SIGNATURE-----

Merge tag 'samsung-dt64-6.18' of https://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux into soc/dt

Samsung DTS ARM64 changes for v6.18

1. Exynos850 e850 board: Enable Ethernet.

2. Exynos990: Enable watchdog and USB, add more clock controllers.

3. Exynos2200: Switch to 32-bit address space for blocks, because all
   peripherals fit there.  Add remaining serial engine (USI) nodes
   (serial, I2C).

4. New Artpec ARTPEC-8 SoC with board. That's a design from Samsung,
   sharing all basic blocks with other Samsung SoCs (busses, clock
   controllers, pin controllers, PCIe, USB) and having media/video
   related blocks from Axis.

   Only basic support is added here: few clock controllers, pin
   controller and UART.

5. Several cleanups.

* tag 'samsung-dt64-6.18' of https://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux:
  arm64: dts: exynos990: Enable PERIC0 and PERIC1 clock controllers
  arm64: dts: axis: Add ARTPEC-8 Grizzly dts support
  arm64: dts: exynos: axis: Add initial ARTPEC-8 SoC support
  dt-bindings: arm: axis: Add ARTPEC-8 grizzly board
  arm64: dts: exynos8895: Minor whitespace cleanup
  dt-bindings: arm: Convert Axis board/soc bindings to json-schema
  arm64: dts: exynos2200: Add default GIC address cells
  arm64: dts: fsd: Add default GIC address cells
  arm64: dts: google: gs101: Add default GIC address cells
  arm64: dts: exynos5433: Add default GIC address cells
  arm64: dts: exynos2200: define all usi nodes
  arm64: dts: exynos2200: increase the size of all syscons
  arm64: dts: exynos2200: use 32-bit address space for /soc
  arm64: dts: exynos2200: fix typo in hsi2c23 bus pins label
  arm64: dts: exynos990-r8s: Enable USB
  arm64: dts: exynos990-c1s: Enable USB
  arm64: dts: exynos990-x1s-common: Enable USB
  arm64: dts: exynos990: Add USB nodes
  arm64: dts: exynos990: Enable watchdog timer
  arm64: dts: exynos: Add Ethernet node for E850-96 board

Link: https://lore.kernel.org/r/20250909180127.99783-4-krzysztof.kozlowski@linaro.org
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2025-09-15 15:05:20 +02:00
Geert Uytterhoeven
7479260860
init: INITRAMFS_PRESERVE_MTIME should depend on BLK_DEV_INITRD
INITRAMFS_PRESERVE_MTIME is only used in init/initramfs.c and
init/initramfs_test.c.  Hence add a dependency on BLK_DEV_INITRD, to
prevent asking the user about this feature when configuring a kernel
without initramfs support.

Fixes: 1274aea127 ("initramfs: add INITRAMFS_PRESERVE_MTIME Kconfig option")
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Reviewed-by: Martin Wilck <mwilck@suse.com>
Reviewed-by: David Disseldorp <ddiss@suse.de>
Signed-off-by: Christian Brauner <brauner@kernel.org>
2025-09-15 15:02:17 +02:00
Arnd Bergmann
b116106509 SoCFPGA DTS updates for v6.18
- Add and enable gmac for Agilex5
 -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEoHhMeiyk5VmwVMwNGZQEC4GjKPQFAmi+VWEACgkQGZQEC4Gj
 KPSu/g//ZH9x+Tyz4jru4H7BzmR/yZhHtOpoUY2Lh9CxgAAOCRRqs0mq6blkmtSQ
 WjUl7Vdi1NSarcgoBJ6875rSGI0Nx2t8JQ1MHUEYHI/rtXETCJIv4zO1f/QfVt9L
 Rk2smjyuEzGR07Yw3DQdxK1BKLtNF+/BKC5lSWrWEi5bvESgRFGJZILiBL0lAd8+
 XXIQv+xn+IvF059VmKKmeWGWV3HQ4trWujiBQ/cFc8MFUQYfl2/4UE9MwgSaaaLq
 7768tjKZzMxiZkvoHllk94WWqhe8dRREyUMv6k3Y94xl9B0riNiVEjQgRXGkdLT9
 A2sHTK2V6Eq2iC8wzp+O2mSlflHNwnS8cgSlVLq/RGpGnYSznx9HhmBvk83+j/in
 VT48afOFvhreg3zvo9MQt8K2EH3d8rwMsguMmcqvmSX3f0ARW4D+q4kAHUyVwfh5
 sx7lY0JWOLS1dsmLkXrakbrZewoJBBIiBc9h6qE12q0OzqYKyC4M5EOOgsZNH/Oi
 ZuptYt14/S9OMA2LlCXoSGLXbuufSL10ui2IpeHuql9frNqiL9QxIHEM4mVhkx39
 oLUEsL0TwzGjSyimRBWwpmmrn1LkHtC2AAhIEEJmf7ZPkXQOn29Qpr2qlhs6AqIm
 0YBcs2Gb9+lLKr1Bx/60NOe1g/QPZp5EtTGif5Mm76JVfmw4gfY=
 =OUxZ
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmjIDlAACgkQmmx57+YA
 GNnFTg/9GichEpfSjI+9TVhOKhIBMy7/omzJoEi5qqIclzvo2Vsx415m/RegDqYI
 2e+M+DoEzChMe33TNAoiymHnw8a5Gxr9Esa2SSpQOrXQVrnXraCpikGnCsLO8lNH
 of+wXIY75iqYQ5H4bZ+B9qZYkOErTiI6cV/qda14qgXyTxLJ5dovwmQokQ1RSr8X
 8CZj++W+ANmuIDKCZnsAxhDV9ftoMxzijXnx8VZkV22M0HOxnfsKh0nRYTZ4hOso
 3YeU318bVAs/fKIk51nDPzCWSSEN3TKGxkF+Nw2R8VRaN5wL+nLwddavz/GBry3l
 s24ch43O85OU2ge6SIMH+hix1jcqDyf0nhujLCHSqR1/UcgpVfNnvuAWP20LedQV
 ZXgPHY/0XYJ2lfT7Qzs/WdUtJHC90fanhjpuUW53o1SedzECPS9frhaYXmMpJ1Nq
 Ljw0omXQA82gvKYpLpWdzat1LLceDVN2voVzWBiRSGKH6W6CDFF1+PT/JpIbDFw6
 JLUUQJnWleiwoHEkg0JO+9qeS79tZYAyhPYBJpboJksvASgs008RbsEupKA87O17
 uA7GlqFRvfMKA/oh++xxobMVQPZZxNWKJ154thFcnhs9vh1huNtINMKG8v5NO49w
 3EbrF2UxFj8CU48Ik+58a/+wL6I9YFl8oeZ+AY4Fc+Yuu87x3sU=
 =ospr
 -----END PGP SIGNATURE-----

Merge tag 'socfpga_dts_updates_for_v6.18' of git://git.kernel.org/pub/scm/linux/kernel/git/dinguyen/linux into soc/dt

SoCFPGA DTS updates for v6.18
- Add and enable gmac for Agilex5

* tag 'socfpga_dts_updates_for_v6.18' of git://git.kernel.org/pub/scm/linux/kernel/git/dinguyen/linux:
  arm64: dts: socfpga: agilex5: enable gmac2 on the Agilex5 dev kit
  arm64: dts: Agilex5 Add gmac nodes to DTSI for Agilex5

Link: https://lore.kernel.org/r/20250908040718.187857-1-dinguyen@kernel.org
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2025-09-15 15:02:08 +02:00