Commit graph

1,185,843 commits

Author SHA1 Message Date
Arnd Bergmann
705ebd7768 Amlogic ARM DT changes for v6.5:
- correct uart_B and uart_C clock references for meson8 & meson8b
 -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEPVPGJshWBf4d9CyLd9zb2sjISdEFAmSC33AACgkQd9zb2sjI
 SdF6HQ//T5BjiJMeH6mH5NcppR9CzQotXp57V6eniaKeuDS+KxciPB8eupnJSBLG
 s5E6TUj5YnPu74CH7BdXunzItzDo15Fyfevmmxw2Xzsuwn1kjdRczTP0aP6TWeAY
 WegfueU2xXY/I/tiwMdgtshixd3t234Gh7FEmDE+n/8Krro6XYY37EDzZniVzpt5
 Nm6LSc7+tT4UIpsM75VYYorhsgoFykO0Dt16HlB38hkq2OCg/lcZORoTCL7krA61
 WsGSu5TabiaaOYNDCdtivB+jMlTtka+fyQG5p4K3g5X24v34XNjiIGAmv4a+CxRS
 I9hiSDuxJVViOTrFvsgIlgc8BkFSQVhzZ8MSog+tkneBcR0C51BfLRQ9/zjJToCu
 YtfmBQSB0omolxTouizpRAbPSMDDyQSUTQmUSajEP14ySltS8VTBtB9GRhb/NXU9
 UkuqDBAlyE1iw4JUuLm0Gg9W1jHHzMRqAXAHCNbkWVB/b7Y8N+pQaM4NcP3FYubi
 KvGDOMTutrJTtLnVxuLrkEOhv4HHk2pHVVc25FDU/tJmzNbNwZqEVp41CQ/vfOv9
 GgsyKKu84WktgXI86GOXU7AiPQBCXmpgqc504qDndJs+41umWThgtSeuWlcjFgKO
 +HKb4X6xhRgcQkUVgQ2skwD2l8TCEcM5jz0XsGCjQ0ZRYqNsnQE=
 =AOk2
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEiK/NIGsWEZVxh/FrYKtH/8kJUicFAmSDIgIACgkQYKtH/8kJ
 UicGkxAAwB3tGmg5vIRhOeulGwRYObDlLilKQkyNnTcIgd3KC7hMmpp6ol4ZAh0T
 vLAHlXHOGru5WOJiiUT22RoX1gGcjA/DgX1Sv4H+/Gz5Osj7SdHnc9vnvbFYwAOs
 YnYNBvJmEV6UbszY8RYNslpHN7pyIUAIOmNhmLCghAnK2Y9LvVfLvuW6eWwv/JTM
 aLBec2M/8YlToYyNX2eRlsj0yBZUz6W8HwTCJ2WL+whE/CjTLnfcmI4+RsbTGRzD
 RDQLi4tSBk6jUE6VvvEMXwOh4JvFyFcgCGYDP/2X+r1EBc7kzekgwU6gkll+w4rx
 e7FmWVxhlrN35geWwX3vw0NBg30Meue3UFxobGFSyZ9CdOR4FlZF+XqbntbGyJ2b
 Fsxhnxt6x7EcokNQHSJzLfSdp18SCwDhX/6OJ6hdp0hfMniw5uhxmbe5MJxcg1+O
 gqAkgYmRT+atvHeQkeimow+A3zRe4pw2fN9DDMuTGYfcIxum9WrioIbMcniTxUCx
 z/QFMOw2QZmi7uDDcXn1WQNj7nVMISWyw9FywK7lfp75kccIq7S1Uf6dUXoZHrcT
 b0DhtvydoGqMLhBF8QsH8yjBxG7OObCTKChTsNnz2GGI45k+n2PsJ9qpbSBFOkFC
 Zyfexbt82Wp5A4auJtkVfY5SUTnt4RGKOt0UBniF6tOsRhD4kkA=
 =yTdE
 -----END PGP SIGNATURE-----

Merge tag 'amlogic-arm-dt-for-v6.5' of https://git.kernel.org/pub/scm/linux/kernel/git/amlogic/linux into soc/dt

Amlogic ARM DT changes for v6.5:
- correct uart_B and uart_C clock references for meson8 & meson8b

* tag 'amlogic-arm-dt-for-v6.5' of https://git.kernel.org/pub/scm/linux/kernel/git/amlogic/linux:
  ARM: dts: meson8: correct uart_B and uart_C clock references
  ARM: dts: meson8b: correct uart_B and uart_C clock references

Link: https://lore.kernel.org/r/21b55df9-3eda-0a0f-cf76-79b1d7735314@linaro.org
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2023-06-09 14:58:41 +02:00
Arnd Bergmann
a813efafd5 ARM64: DT: HiSilicon ARM64 DT updates for v6.5
- Clean up the pinctrl-single node names and correct the #size-cells of
 the pinctrl controller nodes
 -----BEGIN PGP SIGNATURE-----
 
 iQJJBAABCgAzFiEEQeMYD8qOQTc1R/snC8hXbtmJZlwFAmR/9o0VHHh1d2VpNUBo
 aXNpbGljb24uY29tAAoJEAvIV27ZiWZcF+IP+gL1x/W+45zJZzhxfjUHNbf3xSJ8
 zvvkFqGvBmY/00Eqg35vuS9awBS4arsMosb+aNocGRnQfwwG8+wUUf55jQ4pTmVB
 AuFTygL7I07POCtAWJPGnYoMts43bAzMM3l0NQ2Mpmifk0I2ncv5cdf5Vw8f/2eT
 M72r7y74UobNRkQ123TqoakZe7Xq20FjJ33uCEI4mcBkhauoQGliHJtT7IzosHox
 iHniPIFVM2AW5c72y+slOWGX4aovy55IdGDdfmu29LUKAzlSNes4vFKZgFdiPjre
 1UJ7aJiTjNeRsCrT/gNEO5w0U1KRYBAxRuh3RL0VqqgQHRiDcQnNY2E8TqDepK4Y
 uIWMlbdyDmzkUHfs8GOKy/OSj5bO8qAYcuM5KkF8hHCH8Kp5/2dZCuAZ7pUELQKr
 xLsZ17pbPHQygSJgt2Oz7uzrH9EQK3asstSZtyTKYc1rfttoszioHfwowA0xxz1R
 vMDNKiS0V1KuMzLQAsw5G6oYLUgMEYTyF1Hx0jdWfRTI20j1eeMlzuho1EchFl+D
 QTcwMFw1248y+XA6sOpQSsAnA2kUQ8EHBNVju+IE+eLuyiF5XM8n+91xpClaec/d
 MUaKoxME6Q/ZX8Xkcx8izANG67iklquMFyFAQfYRdzXdmQ07pn0BCcvmCaM+gHIx
 Se92VqYNS7L6Tzyc
 =Zjh6
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEiK/NIGsWEZVxh/FrYKtH/8kJUicFAmSDIdUACgkQYKtH/8kJ
 UicHpw/+IDZaqkq+wCgmQyeoUiYx9piWCQBrTG5DIry/TMm7J8jvquv+1Mb1upxO
 GBy+jRdFIVFEdw/fn94k+/+k/3nr383ZuEt0HjfjrbtK33jPM7o5IopGllagogEy
 741+a6GraDBIojfXSeuxZjjhrJsg2TxEvirPKQgUp9GNgRm1jBnyQCeCujXbHixB
 DuUsRbVEwo4rwGAsiowwFLz8mGcqNmznO4ZqCmYzgjA3I1e/oy2zAZ4bhjn7Unz2
 92/o2d+52qZjEogdMmOMmAmFceEBqDgMSdw/na6/BoNyLc7I/HF1GLPVecvhh76S
 1ReVYmdxMAKTC818mUD97Ys3RZ8eS0KHJu+El7JrC6zAf7wNMWFvIEPcACJ1fapo
 XSjkQHQWg534vh7Wk0CrEKnnnWvxazoB9JqZSt/SOuvO/j3Tmn50EZp59Pm4mWz0
 uDESK+CgahIuRRAHERf2h3TzPsL22s875V+th77CAB+1Hpbs1rsX6IYxOey9FTQW
 NijjM+HEeHEVMvRxOMXrf4UQ13UFnV1rpEYGSxLyI3w5Dxc6WllN7DTTe+OmHS5P
 jEyzCn0KKNJUnKW+y34rVeRFNgN0+gut6+1qq3qpXnxZZdzifLYX5S2h+8Zmhs+T
 2Mqo/WRbCA2jJhaGqrS8O7xhYVcHjxhbSgyG4Ev11xNsjWG24xo=
 =nN7b
 -----END PGP SIGNATURE-----

Merge tag 'hisi-arm64-dt-for-6.5' of https://github.com/hisilicon/linux-hisi into soc/dt

ARM64: DT: HiSilicon ARM64 DT updates for v6.5

- Clean up the pinctrl-single node names and correct the #size-cells of
the pinctrl controller nodes

* tag 'hisi-arm64-dt-for-6.5' of https://github.com/hisilicon/linux-hisi:
  arm64: dts: hisilicon: Unify pinctrl-single pin group nodes

Link: https://lore.kernel.org/r/6482C916.1010507@hisilicon.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2023-06-09 14:57:57 +02:00
Arnd Bergmann
2ddb56a5c2 ARM: DT: HiSilicon ARM32 DT updates for v6.5
- Clean up the pinctrl-single node names and correct the pinctrl
 controller nodes of the hi3620 SoC
 -----BEGIN PGP SIGNATURE-----
 
 iQJJBAABCgAzFiEEQeMYD8qOQTc1R/snC8hXbtmJZlwFAmR/86oVHHh1d2VpNUBo
 aXNpbGljb24uY29tAAoJEAvIV27ZiWZcmUgQAJai2qGWgj7qpOtSQM/FHbOGp0dT
 /KN/a1pv+ZgWWGsGDTR52sPRu3p1cDn5OW9w5sk3u56WLoopI/CliN8SAFLCrXBK
 6auzxMnZzSsDEEyqGUQlEGhviWPdQarEMuWUGzZxnS755+ezbwepaYg29ZEwvj+8
 hhyAhrWoCr9u1StxET1WNMHlo6vOJ1EC2D6mVJ0GUmtg762g/ffYIl5nx4pndvLD
 LXfYpqNvbMPzKtKdoD/hIMPBTB/VUSK6NXtAkPtlhQZNUgxkWzAD3InvuzmhLDCa
 tJ5Bu5bN4YZKWCWLUmpQtS55SfCs32mjMt0xjYV9hfDUq++MD3Iz08hnUfzRi/jh
 eVzoNSmL3DaVBlSPkyLnCQypwR1rukZ+gEaORIYTH6lSmxYZsO6l2FxoAtmdntuk
 +h2JfrY5yUVqgZcWH7+ki7Xnt4pLXsozc3jPVNLufbWA63skaSalCX0/0X6m4oqP
 8tVDv2nWwY/tDDjyH80OH6PVlhc2soWbdS1mWcY/eLCBMXlLB/7CSo0MOg9Qi6gv
 ObZeR0xW6cMgTxJ34OV2QlqIjcrwVmagb6gZBc6P97WO2cz+Hu71H1fsdjUhCnvD
 QRQXwXHXxcPC3BEtpk/Xfb9EKNRQC4jmJpxQPzrZZyN8YNnM+gL5wdYIjJWqL/IJ
 aX2NvtS1cvCtrjBM
 =AgXp
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEiK/NIGsWEZVxh/FrYKtH/8kJUicFAmSDIbUACgkQYKtH/8kJ
 UieRVw/+IqUeGmXccYyk4fY22jfyvXNNw2iosSgbBEaHIPU5bAVefli+RbucuahS
 x36ffV3Nr97DOaTfYsO/iOz7IfitUjFELuJ7+CDo9Dknc+NHHZKY/OV01I5qppRf
 xK3bZhzFy20LYGBhN9h5fK+ksQYSMpOEssXNr6RAZhqkOdkLQhTeja0cu8ZljC9Y
 /RdTibS8kL1vU13N1ba/FItOe+XyP0NnWvhc4lWL7cDHrauXqm1EOxYcwlcH3BLX
 TdcvdhyVdN4tLC+M4zEh2nxlqMVTnAi4BNTkPfEwZcv7fyT5CfezD8xvevoJydQG
 LXdoOR3IDFby4EHPnBsgM9oRZ7CxRdAg8IdcrASW9hQBID9oqD3Vlsa9ECQdNmSl
 QKEHvpmP9PGHsNCQP95VTBL0oVdVix2dGjh6epUkMPGxCHMQ69wTHK3X/q2q6ugq
 sQIrbauuRvWOxJs0U+VLHeambxxRRyxhG5VJV1eVw+70f0rjsjxIsWAd9jYM19eq
 u2Zev6ePWj2RqS6dbnXe2sFX+VyUu/sIVnRyrlGkmAE/6FiJvLwdpn0zj+KV2cs0
 RlZquaMSwWGqYwN7/PvvobmWc0u7iqiU+GFUE/amsgdTDrmPDvv+8nNkmSGcTnzt
 e+Z5PNGP9L15UbzPSmkw8rvmERV2i4+1TwEXPfXT+pycdilwccA=
 =XbeL
 -----END PGP SIGNATURE-----

Merge tag 'hisi-arm32-dt-for-6.5' of https://github.com/hisilicon/linux-hisi into soc/dt

ARM: DT: HiSilicon ARM32 DT updates for v6.5

- Clean up the pinctrl-single node names and correct the pinctrl
controller nodes of the hi3620 SoC

* tag 'hisi-arm32-dt-for-6.5' of https://github.com/hisilicon/linux-hisi:
  ARM: dts: hisilicon: Unify pinctrl-single pin group nodes

Link: https://lore.kernel.org/r/6482C732.3060300@hisilicon.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2023-06-09 14:57:25 +02:00
Arnd Bergmann
08750aa8be ARM: Zynq DT changes for v6.5
- Setup 400k as default i2c frequency
 - Wire i2c recovery via gpio on zc702
 -----BEGIN PGP SIGNATURE-----
 
 iF0EABECAB0WIQQbPNTMvXmYlBPRwx7KSWXLKUoMIQUCZIHB3wAKCRDKSWXLKUoM
 Ib/JAJ4wns2qNLD6T2ceSbcp+NnOGHzRdACfY9b0V1+ZoDR9KUUKzW8qP1wsFNM=
 =NSh+
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEiK/NIGsWEZVxh/FrYKtH/8kJUicFAmSDIWcACgkQYKtH/8kJ
 UifMhA/+O2Dg87hzf/v77moxCE4ouLEQbD5N0RHvxFFkfF6c22kxetL76IW7OikJ
 AeOLvNjRPEg0TbY7y7w86yfhAUWy1cP++Qp1Btk9zkJIwxkEA+8GKWR33hCu0XSQ
 rzaneLQNc895vnMYGrxIMfKlfk/PKBc5qRD5WP7bsZ7b7hucQbnBeCZ0I9hbw8gs
 QZaywLPG+etwVQR3gy4b2QITOrCx/CNDtZnn0Ja19P4JeAw0qHcNBvFBDQf1q8Kd
 tGt+dyB9zRXhS3dhaOrpxIKOspg5Zh+WXSEkLIXUIpdIZpTPWxWxSuTRIkH9Ttyr
 WAnTvCYM1JDe7UHoTkSSkCis+StNFfEkcXd6/me6FDRFEy1w8b0X87Ul6mHRL9nN
 EGPRAqP+MSmGNe1gPCS1njTIbwddC9e5uZAM3xL9kKeHxgDCK6BGyf4JShPGrQau
 meVemYb55IqBsTJiUIUscptrTks0JZIBhlTEJOLjYkj74BKnGYw4uLMrx7A282JA
 bKHaSS6/qDa3BSVQkbH4wb0fScKyzMNpN5Y+Q7kSNg7pe1Rw8/4XO/JOpMhhFQAs
 RM8NH5W4GERhrkrfGIIM9AFjljswnItptqU7u9TwvWyHJW61k3IJwg0gdykKoj4W
 WP3JIRPXmYiF5mrUDsC7zukjt50ANql3+ZKIgG31GylIyzZH4vI=
 =h0ha
 -----END PGP SIGNATURE-----

Merge tag 'zynq-dt-for-v6.5' of https://github.com/Xilinx/linux-xlnx into soc/dt

ARM: Zynq DT changes for v6.5

- Setup 400k as default i2c frequency
- Wire i2c recovery via gpio on zc702

* tag 'zynq-dt-for-v6.5' of https://github.com/Xilinx/linux-xlnx:
  ARM: zynq: dts: Add SCL & SDA GPIO entries for recovery
  ARM: zynq: dts: Setting default i2c clock frequency to 400kHz

Link: https://lore.kernel.org/r/c5c99ba2-f004-306c-6251-551826f90df8@amd.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2023-06-09 14:56:07 +02:00
Arnd Bergmann
739c4c317e Clean-up for pinctrl-single node names for omaps for v6.5
To avoid producing lots of make dtbs checks warnings when the yaml binding
 for pinctrl-single gets merged, let's fix up the pin group node names. We
 want to do this rather than add non-standard node name workarounds to the
 yaml binding.
 
 Also included is a non-urgent fix to move gta04 model name out of the pinmux
 node that can wait for the merge window.
 -----BEGIN PGP SIGNATURE-----
 
 iQJFBAABCAAvFiEEkgNvrZJU/QSQYIcQG9Q+yVyrpXMFAmR5v28RHHRvbnlAYXRv
 bWlkZS5jb20ACgkQG9Q+yVyrpXOxshAA4dioIg3bNSQIIyK2Z23KuT7tnK3D2QqZ
 CBBqdj4K/IqEfDQmqq8urLed/pbaMEbVngCg/25tEtSaQ3o93EebjU0bZnOeLRU9
 1wruwGugrKrLA6FmSdpiddpW2KLFFeEqXzB6ktP8G7A6EM8dPle9Im6RIPUI1wCC
 QP2Nk6IRFhc5fR7Es3pNFTYmtpm2mdQ2HalO8LvVawu7lpnfNA9YMpRWLxWp2Q7l
 47CJ6jfitE1qdMkIsIsdjX2Te43QwFTifm5P/q/6LHNofO2tTItMRwjXK4GsPCuk
 iGmiwCv1S+tJbw8gMO4r+FPfejuxEuFeSRgqRFxMgb+lTHKfF+7iSupP2JH/XiFp
 KVEL45inw83f3iOycDWB4zcXPMLdWQcQwKGpNpsLb+h9Frtmu4D2EgH3tIooqj3w
 fw5krbq8HiUTLgy5W4yOdMXofUCKN6gmzQyhmJ+OcRMk0HfwoKV9rHjD1Dyi51vb
 B60xZcfK42RQUOxwbErGHzvNTJPv9fcurD4Dre1fBjmJzueeKgfAu4flhfVjisc+
 LuZjYpWpWDZLszKFrP6IlQPn2h2NxJJDWyvdaKRoGYvVUNPgsJbPU1ktG6wRhInI
 tjUYAZijy70Y2A7HuaWOHfg8wtHXn2bs0mXMg4sDZQ0e6rlBwqVTpxGQChx9NUx5
 +dxcKj9i/rU=
 =UyIV
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEiK/NIGsWEZVxh/FrYKtH/8kJUicFAmSDIQkACgkQYKtH/8kJ
 UieLfBAAoN1wCdKB8YC9w8mfcwKippLcqO6lwAL0A6EGdf1bkbQsGS1whHvFFnuU
 BdYC+vI7DsaHO79GMEHIqzNW4sAGUytN3f0sLVDyUy90DKpdgI+1HOhkvYm2RoE6
 ZPb3XUrQZhq8eF28jc+ByyCWL5hEed1VOAHNp1I1MhE4/VUKesaHhjV3+U4EqNfJ
 6Gz2biVR/4Ft/SAI5JfCwQIzQSKeEhOa8WXIiSSMmw8B/gS0f74u1hnhDrGT2nvW
 I6iZ8Zs91YWsSfA4O+1ggtO3B6XaGsgJk8BNJI1dTNB+VHSlatIH+b+OjCez5T/b
 0T1GNjKdlI1cz35TaZEbLpPrnaNW5BcnR7dkTRbXsFLom+JfwYsWmKot7k5VRxnT
 WWLC5g88mcAaouFSBQsOeIFfjxpbPLYcIfL4tUKufIMB1eV+ObfHNamOfx3IYpox
 wbP+QCN8iY2bS0a/P+ZgcqFVgBI5HsBBCraIvwQ1tKpM6Tr0zRDP8+c6URfBMoCc
 AINvC2++j9YiH2D//14k5NpMFJFA2Z8zYFV8XB3eJxstBe+rSauJkb3PsMGS7QN8
 0yPrf5lDML652w1gLvxMT2JoXI/Nrc8mGVmc/areI08zmT0Xe1BgJbxZEE3nS6f0
 kWjf8X+bjoK+TQCUwGf6IGciNQ8if4hfT2YK0ByLYPYPn6hSiK4=
 =Tmi7
 -----END PGP SIGNATURE-----

Merge tag 'omap-for-v6.5/dt-pin-nodes-signed' of git://git.kernel.org/pub/scm/linux/kernel/git/tmlind/linux-omap into soc/dt

Clean-up for pinctrl-single node names for omaps for v6.5

To avoid producing lots of make dtbs checks warnings when the yaml binding
for pinctrl-single gets merged, let's fix up the pin group node names. We
want to do this rather than add non-standard node name workarounds to the
yaml binding.

Also included is a non-urgent fix to move gta04 model name out of the pinmux
node that can wait for the merge window.

* tag 'omap-for-v6.5/dt-pin-nodes-signed' of git://git.kernel.org/pub/scm/linux/kernel/git/tmlind/linux-omap:
  ARM: dts: Unify pinctrl-single pin group nodes for dra7
  ARM: dts: Unify pinctrl-single pin group nodes for am4
  ARM: dts: Unify pinctrl-single pin group nodes for am33xx
  ARM: dts: Unify pinctrl-single pin group nodes for ti81xx
  ARM: dts: Unify pinctrl-single pin group nodes for omap5
  ARM: dts: Unify pinctrl-single pin group nodes for omap4
  ARM: dts: Unify pinctrl-single pin group nodes for omap2
  ARM: dts: Unify pinctrl-single pin group nodes for omap3
  ARM: dts: gta04: Move model property out of pinctrl node

Link: https://lore.kernel.org/r/pull-1685700720-242492@atomide.com-2
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2023-06-09 14:54:33 +02:00
Tony Lindgren
35e6bcd138 arm64: dts: hisilicon: Unify pinctrl-single pin group nodes
We want to unify the pinctrl-single pin group nodes to use naming "pins".
Otherwise non-standad pin group names will add make dtbs checks errors
when the pinctrl-single yaml binding gets merged.

Let's also correct the pinctrl controller #size-cells to 0 while at it.

Cc: Conor Dooley <conor+dt@kernel.org>
Cc: Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>
Cc: Rob Herring <robh+dt@kernel.org>
Signed-off-by: Tony Lindgren <tony@atomide.com>
Signed-off-by: Wei Xu <xuwei5@hisilicon.com>
2023-06-07 03:05:31 +00:00
Tony Lindgren
709f6754fa ARM: dts: hisilicon: Unify pinctrl-single pin group nodes
We want to unify the pinctrl-single pin group nodes to use naming "pins".
Otherwise non-standad pin group names will add make dtbs checks errors
when the pinctrl-single yaml binding gets merged.

Let's also correct the pinctrl controller #size-cells to 0 while at it
and drop unnecessary ranges property.

Cc: Conor Dooley <conor+dt@kernel.org>
Cc: Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>
Cc: Rob Herring <robh+dt@kernel.org>
Signed-off-by: Tony Lindgren <tony@atomide.com>
Signed-off-by: Wei Xu <xuwei5@hisilicon.com>
2023-06-07 02:55:48 +00:00
Arnd Bergmann
c5c3f746c9 Devicetree changes for omaps for v6.5
A non-urgent fix for gpmc,wait-pin property for am335x-myirtech-myc, and
 initial support for Epson Moverio BT-200 AR glasses.
 -----BEGIN PGP SIGNATURE-----
 
 iQJFBAABCAAvFiEEkgNvrZJU/QSQYIcQG9Q+yVyrpXMFAmR5wBQRHHRvbnlAYXRv
 bWlkZS5jb20ACgkQG9Q+yVyrpXMIFRAAsUrkbnzrvyOtar5Y/9kiAy2fo5pAcv6c
 +X7788afMQPRsjEnsF/m/FHywS6Qea3WLEXSzwr00Ms98jPyrcR7KdSMj/sQNsr3
 KmzhrtxA04La0k66E1ApQEBjHesz0Ba2qIxivlOG0TZOupPahxPU/i62MixK+oW8
 lNBdVTPQcoHzYaaaVRjUih2ssPpvEcRlgefLWWtgN6sdpgdw483Na+Sj8/dRjG6a
 pj63LMVIPZ3vOnMIBS+ETerZMhm4Vn1EU596462vqzjFOaYAWEyfQWhEjoqpd7MQ
 +QjOr2Oh0460sPQKRta+YTAxfzgt9fKkNtpFevjjWH1aTnda6CXtuK+01HnxQFO1
 FD3tEJRFD0WlVDDgH4cBk8vVDVkQI9fLNyVGPXFr1U7bik7iaaIYn9pf0MHpuo5t
 X5QP9AQtInQOw+I65Tx6jYOAVTpl5LxDibzUN+93qjEwonrMOwazHp7RR9MIwBP9
 D+5kX4KuPE9GCYcsV+UpimWZGTpS9kOgc+fsIPKvRW2SUdUg6CV0vFv2AElODYvW
 7FUguGWeQyyi+1axT5SphHmUKBPCbWXz/QMvQs7lR0ElWc4FriKVCmYVrBB/lwLH
 jVJetfjPZtZfVyupEf0MRTYxe/Lnr+VisGzunZsKFSdnhMNqMbZQZ/RmgRuyK+Bn
 ieCB5UDCz4o=
 =WXWj
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEiK/NIGsWEZVxh/FrYKtH/8kJUicFAmR/U1AACgkQYKtH/8kJ
 Uic3lQ/+PfLUzVklVbAHnuz3Vedmg4Z6y0Bj5yTXz+UudI3Um+C2AGtvQGTV7E1L
 mXEiZPG/eqRZN33yQww3eCDzVbsseihaKymHVuD7zDIgbmewONq5eFYlFJFbciLS
 Ihy9LAWf4dLn63Ax3smvpa4pDx0Bm7aL4/j4+v+gN40QSxOFBxVFXlhd7WAoNY5w
 jcZO0BhavZJ8C2Sf+KxSfvru+kaoLhBJ0HozH4wqemgCVYo9DuZYk4bz91MJ8br5
 ZwEY5L1kGImNlhoCzEwI/95fRbts7T7ykrDs3tEtIRosruulL2myyJdXoFQbTcvK
 VvQ9GZ8kNzGZFmfHaECZ10nMuOW/dnVVtEmOGcW46+36LvfXNSIXUvRT0BkjZ762
 GqYQETnwi4JNpUfZH9gDSwq5C0pwL5Ght96TcWvDmDZrUpYgI/oiIxeXpjjBjhhS
 lkAW5JoGCQb1xM+tPLxcz0zn2vYF1CWmVSQMuLA/YgkfZdOxDvvF1K8yyhZVeu5z
 eQoAMD2mEU/OebWHjOax0Xj1Kxwjd551G2PbrIAYmIP7DHYhNeamiqisiAHuX8kf
 jHUNQxmCFcO/hAjd/8C3a27UyRZaqKwxea8e93b4w2O3eHKGCxdyTSw0MvewJFsb
 Qq8otBWuUeu4S66bldO+gdLZ6sg69BXZ1gK+NWWs+m6nvJlNAao=
 =ExSy
 -----END PGP SIGNATURE-----

Merge tag 'omap-for-v6.5/dt-signed' of git://git.kernel.org/pub/scm/linux/kernel/git/tmlind/linux-omap into soc/dt

Devicetree changes for omaps for v6.5

A non-urgent fix for gpmc,wait-pin property for am335x-myirtech-myc, and
initial support for Epson Moverio BT-200 AR glasses.

* tag 'omap-for-v6.5/dt-signed' of git://git.kernel.org/pub/scm/linux/kernel/git/tmlind/linux-omap:
  ARM: dts: omap4: add initial support for Epson Moverio BT-200
  ARM: dts: am335x-myirtech: Add missing NAND wait pin definition

Link: https://lore.kernel.org/r/pull-1685700720-242492@atomide.com-3
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2023-06-06 17:40:00 +02:00
Arnd Bergmann
33f0ceca11 Samsung DTS ARM changes for v6.5
1. Final cleanups and improvements as a result of dtbs_checks which rely
    on previously merged driver changes thus affecting older or
    out-of-tree kernels.  The changes are necessary to achieve full
    dtbs_check compliance, which justifies affecting out-of-tree users.
    Changes affecting them are:
     - Drop simple-bus compatible from FIMC: Exynos4 and S5PV210,
     - Remove empty camera pinctrl configuration: Exynos4 and S5PV210,
     - Re-order MFC clock names to match Exynos and bindings: S5PV210.
 
 2. Except above few more non-intrusive cleanups for dtbs_check for
    S5PV210.  Fix also some typos.
 
 3. Re-introduce Exynos4212 which was removed because of lack of upstream
    users.  Artur Weber adds now Samsung Galaxy Tab3 with Exynos4212.
 -----BEGIN PGP SIGNATURE-----
 
 iQJEBAABCgAuFiEE3dJiKD0RGyM7briowTdm5oaLg9cFAmR5rNgQHGtyemtAa2Vy
 bmVsLm9yZwAKCRDBN2bmhouD131PD/9b9jaNO3NBJdHCg2e1XOG4Ca4EiZy7+c7g
 JUqQcgdy478eXYSF2WM1qNLJjOIlnHgyWPChTHsNK8W0bD0wqR6JQReE5ZYj/hcA
 5C1FrL5YMfA9ZHtyLBPl5NEilwtPYnNyJw7+LkPQdZIC8QQ4k4JaZzYtAgESAc3M
 0uphSKcTIrT/hdbAA82hBFIGdSVu1GTiKfWAPRTKPyA3BGuYY8dLfMTIQ2czxVDZ
 CbH1m2R/d6idppyDEkXmUNwOAOeiWpGbiJEcOEOwXq68hJUpkDjAJXs5QKlhb2Ue
 TOR0DJp3ZorWt8WY50JXy/8Kzv3i/QgLugl7+3XMyNSvArxiFyEEDdZl9WXToJmV
 hi5KrbWmMdKIuUGpFON5ZGzsTnDUYuvpILCWU7iyP59DA4pJMZW42JTskM1i2aDb
 HPXQGCjQDJONuJq9MtB6QK+zCpHMO913hXIG7GsIiW73bimjER3y1rMW93PUL49x
 08tNHWcyFN4ghwXcMBBbrf7yWfQ8SVhUSRnD1LGcJYj0gwaJgRPHyKDnApgxxIKB
 35lVRH+84SYslLmkrZIJTN1lw2yqHF4+oxrnza0+ItdaJyZk8rmXaP34VKYjXZxs
 y5SBjVZ8lrdCIB9kVhy2DtRj8vLO88uzUFRmAQF54TRL62jhC56T2gl7PJQtCfJz
 OtyplsT7pQ==
 =prN6
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEiK/NIGsWEZVxh/FrYKtH/8kJUicFAmR/UdwACgkQYKtH/8kJ
 UicS0xAAqi4ctbU0A4KNOUn2y/U1amFrEN9l7nfYjUCb1CH6Z1qAvRTyoOxO4xB/
 dK82QdS7f2si4IWurVGeWfdruSqHWure1Py82iD2oIoRm0XIOkx/5EKSmPYrEXrJ
 NbFl5lt5ox+nQLdD5mLAKsxswTP3bfor0ILYFYJj5zk5hEhdk72lGmXboO/0ulYn
 sqE8JugXgxCehbA3xYbShghIdLrapaAnQDzawTeXKIH0IFdMfj31X7kQr6D6BO8S
 EeJTvNwhaX5ZCTAgWmWX4O9fOoxj1FriRuic5WYI7skjwBwgsX2uFK/t5lV2pYn2
 9gazldz0Bx5vu/DitsAmK1nyj9ma8996j5Vh5L4DLz4uo566RkNI3cEYHt388oyQ
 d/zIloyu14HHr3YtRXieSakTf+FvHlMmHEvOMsAgqibsXFvHTJh5st6grIZHj3iO
 zmBNsLW9tcvhLDe72QPcI4ZY/QWyeROuEH/d9OedD+whTpFA45kiG+qPZZYKKcl+
 ZxOQC0kib7mW4KxvGLZoonzNC8vUMmiCbsPrkNBerTQdVHAvHt2GiO2aBvibNn/U
 QismtyjiMKBLWb27MNngWURlWDv9kmu+p7gnF19sFUhTdJCXfeTiL9PI13tvRHF3
 neG1BVchVXPUMUwymqW4RqZI01tp6H5OssGdp3kM6goXYcMlA7M=
 =7GAg
 -----END PGP SIGNATURE-----

Merge tag 'samsung-dt-6.5' of https://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux into soc/dt

Samsung DTS ARM changes for v6.5

1. Final cleanups and improvements as a result of dtbs_checks which rely
   on previously merged driver changes thus affecting older or
   out-of-tree kernels.  The changes are necessary to achieve full
   dtbs_check compliance, which justifies affecting out-of-tree users.
   Changes affecting them are:
    - Drop simple-bus compatible from FIMC: Exynos4 and S5PV210,
    - Remove empty camera pinctrl configuration: Exynos4 and S5PV210,
    - Re-order MFC clock names to match Exynos and bindings: S5PV210.

2. Except above few more non-intrusive cleanups for dtbs_check for
   S5PV210.  Fix also some typos.

3. Re-introduce Exynos4212 which was removed because of lack of upstream
   users.  Artur Weber adds now Samsung Galaxy Tab3 with Exynos4212.

* tag 'samsung-dt-6.5' of https://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux:
  ARM: dts: s5pv210: Fix typo in comments, fix pinctrl header
  ARM: dts: s3c64xx: Fix some typos in comments
  ARM: dts: exynos: Fix some typos in comments
  dt-bindings: arm: samsung: Add Samsung Galaxy Tab3 family boards
  ARM: dts: exynos: Re-introduce Exynos4212 DTSI
  ARM: dts: exynos: Move common Exynos4x12 definitions to exynos4x12.dtsi
  ARM: dts: s5pv210: remove empty camera pinctrl configuration
  ARM: dts: s5pv210: add dummy 5V regulator for backlight on SMDKv210
  ARM: dts: s5pv210: re-order MFC clock names to match Exynos and bindings
  ARM: dts: s5pv210: align USB node name with bindings
  ARM: dts: s5pv210: align pin configuration nodes with bindings
  ARM: dts: exynos: Remove empty camera pinctrl configuration in Odroid X/U3
  ARM: dts: exynos: Remove empty camera pinctrl configuration in Universal C210
  ARM: dts: exynos: Remove empty camera pinctrl configuration in Trats
  ARM: dts: s5pv210: drop simple-bus from FIMC
  ARM: dts: exynos: drop simple-bus from FIMC in Exynos4

Link: https://lore.kernel.org/r/20230602091501.15178-2-krzysztof.kozlowski@linaro.org
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2023-06-06 17:33:48 +02:00
Arnd Bergmann
4d1010ff17 AT91 DT for 6.5
It contains:
 - gpio-line-names addition for at91-tse850-3 board
 - support for SMA connectors on lan966x-pcb8309 board
 - use drive-open-drain as boolean property as this is how code handles
   it
 - generic names for clock controller devices
 - use of the new clock controller bindings for at91sam9n12 slow clock
   controller
 - one blank line removal on sama5d2.dtsi
 -----BEGIN PGP SIGNATURE-----
 
 iHUEABYIAB0WIQTsZ8eserC1pmhwqDmejrg/N2X7/QUCZHXRoQAKCRCejrg/N2X7
 /aM4AQD9L1shYbMzPEhqj7UxQUXhGmZnoDzd5aP2OicgUS5JDwD/cg3CM29eq8Fj
 wW21GjSM/evK3sDfdbDmvatIM41uhw0=
 =zMgl
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEiK/NIGsWEZVxh/FrYKtH/8kJUicFAmR/UX8ACgkQYKtH/8kJ
 UieYbw//WnKz+UvPj8HC/HUz8MOKOHGfN4ZOyiV+Hg3Tt8L3AntU7tpPraGwpuy2
 9h7rBBIPxk182VpkHIpcVCTH4xt8XQvcZKLaZoe57CaPl5VmpbFBavExtf1wzKbY
 f62LaZce/rDI/yw9F6S0+WltzwRhLSMmX/eyGAlNgNfcezd+hFKvOY3/Jt5XsVgA
 i53YTMGfryCWEaUW5F5qD5WOqz6d+LmxrKLbnPQpYjqPIaCF2K7GD+FspH0iVNpf
 wpmYZK+ku0Q3OXpRL6j5FZhXG3q7haRRB86/fp31wU+IoMEx9Il9G6NHfbe7dc8Z
 i1bHQOKUn4OPsftt5ld35v6MsJ1Kc4CWF8Rz7cOIIvDjDfsvlT91uiIMhg7cj+ql
 eJvQUlKaj1P0cjv5KlXD2pIUDXlVHNK3YGcyzHf42+P9NSDaggFgvCywtO2Et744
 46PHQ+IeuXFpbUuxFEPMn+cmzRZqodBDqSY1EWRwAIvC3nTAA14outEDclWh4rLj
 3QZPIcv/r4TMIa+OSUL37eUUhcx8v5vo8qjfSBbGioDSi/XHnJA0Ef1z9cTs6/PQ
 bDzwJuF9wAIyqegDkG6wrVbEV0DU6udcpDwibesAt/AnvUGXkX9Dj/K3JTWl7h1q
 ImJPRX+YdZSw5zA0s9iFALjp8RxOqQzIKkptlCV3toa2dQ0RCGo=
 =aFnJ
 -----END PGP SIGNATURE-----

Merge tag 'at91-dt-6.5' of https://git.kernel.org/pub/scm/linux/kernel/git/at91/linux into soc/dt

AT91 DT for 6.5

It contains:
- gpio-line-names addition for at91-tse850-3 board
- support for SMA connectors on lan966x-pcb8309 board
- use drive-open-drain as boolean property as this is how code handles
  it
- generic names for clock controller devices
- use of the new clock controller bindings for at91sam9n12 slow clock
  controller
- one blank line removal on sama5d2.dtsi

* tag 'at91-dt-6.5' of https://git.kernel.org/pub/scm/linux/kernel/git/at91/linux:
  ARM: dts: at91: sama5d2: remove extra line
  ARM: dts: at91: Return to boolean properties
  ARM: dts: lan966x: Add support for SMA connectors
  ARM: dts: at91: use clock-controller name for sckc nodes
  ARM: dts: at91: at91sam9n12: witch sckc to new clock bindings
  ARM: dts: at91: use clock-controller name for PMC nodes
  ARM: dts: at91: tse850: add properties for gpio-line-names

Link: https://lore.kernel.org/r/20230530105945.11638-1-claudiu.beznea@microchip.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2023-06-06 17:32:15 +02:00
Arnd Bergmann
35ee6a4deb These are some Ux500 DTS updates for the v6.5 kernel cycle:
- Define the SRAM nodes that will be the preferred way to
   specify SRAM segments to drivers going forward.
 - Fix up the naming of the STMPE nodes as we are merging
   proper YAML bindings which puts restrictions on those.
 - Disable charging on the Ux500 HREF boards because these
   do not have any real batteries connected.
 -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCAAdFiEElDRnuGcz/wPCXQWMQRCzN7AZXXMFAmR0kGQACgkQQRCzN7AZ
 XXPykBAAj9fc1CTWOdLik+8uZ0Al1U1cBL6VoK/nazIf7lla/nCmAJ5zTSC6lnAw
 JtdUbyOJPTyKG5JqNvOTFngyNpChDVMQxDqgARxRcq4IRdNnE7YSsQKguUbC8rrv
 Vl040G1dPF8HYxdNSjx5hGlgqLUQRVnhe1d8bRQvd68LCEoy7nqfr4aQ0TnW3ZEZ
 IulMyA85PYmWlFgl6t5hKkCabf/tCK/mYuOM0dv0v7p1KMBLymtSp1C+89CPU/8F
 xODSeRIOHlzYgCEQfx8I4S5TT37h4DAA0nvXMaKk22WzaTqmG0EzJAF22Zad+RzN
 vKmYIJcELPV+ItCy9Vewrmwdf3y0mzIOzwTJeBxFc7O8PPyvs5VhOrBz1qjWWb4l
 HwchVLQHEQcc3U64+hVEdyAGGNGBrLn/uk3WZu/CuAi2/Nm8C8du0SBDVIfVirYI
 8ctjicsju4WUUXoAHvkCu9JCDiRCR7yUh6qoIdrZq+dDcSpPdSYsjY9o2ulJOQ1k
 6rzRSNkKs6qSTGs+xKT5lg+hd7uXyKXUn/Cd+8OSPwkWO92VUrdvP8d0k+SxXlI4
 vbNGRnsPzm6tRqWBEGK0fYdm8Q3SFOVnE1DpFBjxf0he3bRFNbCnpc8D5C1e6Kmw
 857BSmqucGyZ9Ey+CLYChkcz+MIbXXEUbx7FgDgOBsl6u1nYax8=
 =2rdu
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEiK/NIGsWEZVxh/FrYKtH/8kJUicFAmR/Tc8ACgkQYKtH/8kJ
 Uif/CA/+NhW9g/NiJXwZ2+THv+46A+Dhoe+1Yu/wrliN5Li2/awypAWsLBowjuzC
 RRf1FzMhMwVNKZL5Sqy6kPUIceDBTlmarZsAc/j4qDql2XffPJBw8cggyNjgCoUO
 ufaxgVrFMqQH+dWqjYw2ybOSu0AWmN0D8zRbUwhbdJ4u8QIz1gpgH+evATGdf1Xy
 KT+1lLpol54gmC151u+JjqWPiRIgtrJ+8wlRDLTNPDeAeo1WCh+ePrX3XY5iP2+8
 dZNigT4lTGF9ByfgrpG4psitN0RdlMoPFPYj/PNjamHZUKXX8gOrgD7RN4OXykhn
 eHJqCqF25+vEuNdcHp9uKzG1KVCpGk8sWBeTNvEQSnP6fuoi2OLFIO1Jh9zkCHf4
 T+UyRtzITjY38Gxk9tuFwz4sCeqbHbD+EIcnkc12nno0sZgXZYp1bFeZomvl+pTc
 XseeM1cR1mbm7zKt7cdfKNtBUeKivwY/M4cRkWLK3ArKko6ffv6Sn8RkqSFPhQzr
 VWjEDA6SP0KvBI+sYrXLFUgNMbkVEtcT7s5ZDuDrS7cuxHZQVczDLVanP9M1XbTU
 pu3pgWLFbP/ieCb6RJpr083V61JEtT4V45BTDW382DtalUjh8dvPgTmkOJPdSo3g
 /ahKav4lWiHGhadUgkw4hxmKLKBBHvIHtfgvDFOlb/5ixl1olZQ=
 =QLb5
 -----END PGP SIGNATURE-----

Merge tag 'ux500-dts-for-v6.5' of git://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-nomadik into soc/dt

These are some Ux500 DTS updates for the v6.5 kernel cycle:
- Define the SRAM nodes that will be the preferred way to
  specify SRAM segments to drivers going forward.
- Fix up the naming of the STMPE nodes as we are merging
  proper YAML bindings which puts restrictions on those.
- Disable charging on the Ux500 HREF boards because these
  do not have any real batteries connected.

* tag 'ux500-dts-for-v6.5' of git://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-nomadik:
  ARM: dts: ux500: Add eSRAM nodes
  ARM: dts: ux500: Fix STMPE device nodes
  ARM: dts: ux500: Disable charging on HREF boards

Link: https://lore.kernel.org/r/CACRpkdZ2YLzB-n+1M9u0UqVfct_LAR5cLvYyJhxHsXNR_TFzpQ@mail.gmail.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2023-06-06 17:16:31 +02:00
Martin Blumenstingl
98b503c7fb ARM: dts: meson8: correct uart_B and uart_C clock references
On Meson8 uart_B and uart_C do not work, because they are relying on
incorrect clocks. Change the references of pclk to the correct CLKID
(UART1 for uart_B and UART2 for uart_C), to allow use of the two uarts.

This was originally reported by Hans-Frieder Vogt for Meson8b [0], but
the same bug is also present in meson8.dtsi

[0] https://lore.kernel.org/linux-amlogic/trinity-bf20bcb9-790b-4ab9-99e3-0831ef8257f4-1680878185420@3c-app-gmx-bap55/

Fixes: 57007bfb54 ("ARM: dts: meson8: Fix the UART device-tree schema validation")
Reported-by: Hans-Frieder Vogt <hfdevel@gmx.net> # for meson8b.dtsi
Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com>
Link: https://lore.kernel.org/r/20230516203029.1031174-1-martin.blumenstingl@googlemail.com
Signed-off-by: Neil Armstrong <neil.armstrong@linaro.org>
2023-05-31 10:55:46 +02:00
Andreas Kemnade
445d5be64b ARM: dts: omap4: add initial support for Epson Moverio BT-200
Add the devices working with current drivers for the
Epson Moverio BT-200 AR glasses consisting of a control unit
and the glasses itself.

Signed-off-by: Andreas Kemnade <andreas@kemnade.info>
Message-Id: <20230313110409.2294154-1-andreas@kemnade.info>
Signed-off-by: Tony Lindgren <tony@atomide.com>
2023-05-31 08:23:48 +03:00
Alexander Shiyan
17ff149eee ARM: dts: am335x-myirtech: Add missing NAND wait pin definition
The NAND wait pin is connected to the GPMC, but this is not mentioned
in the DT bindings. Let's fix this.

Signed-off-by: Alexander Shiyan <eagle.alexander923@gmail.com>
Message-Id: <20230524091157.775960-1-eagle.alexander923@gmail.com>
Signed-off-by: Tony Lindgren <tony@atomide.com>
2023-05-31 08:21:02 +03:00
Artur Weber
6a988251c4 ARM: dts: s5pv210: Fix typo in comments, fix pinctrl header
Change 'specfic' to 'specific' and make the pinctrl DTSI header
more like the s3c64xx pinctrl DTSI (previously it was copied from
the main s5pv210 DTSI, and not changed to match the new contents).

Signed-off-by: Artur Weber <aweber.kernel@gmail.com>
Link: https://lore.kernel.org/r/20230519190625.7844-4-aweber.kernel@gmail.com
Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
2023-05-30 10:21:42 +02:00
Artur Weber
316c31fba6 ARM: dts: s3c64xx: Fix some typos in comments
Change 'specfic' to 'specific'.

Signed-off-by: Artur Weber <aweber.kernel@gmail.com>
Link: https://lore.kernel.org/r/20230519190625.7844-3-aweber.kernel@gmail.com
Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
2023-05-30 10:21:41 +02:00
Artur Weber
2f6905307a ARM: dts: exynos: Fix some typos in comments
Change 'specfic' to 'specific', 'optiosn' to 'options' and remove
duplicated 'are listed' in DTSI heading comments.

Signed-off-by: Artur Weber <aweber.kernel@gmail.com>
Link: https://lore.kernel.org/r/20230519190625.7844-2-aweber.kernel@gmail.com
Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
2023-05-30 10:21:40 +02:00
Arnd Bergmann
c98d589879 DT changes for v6.5:
- Add missing cache properties for s32g2 and s32v234.
 -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCAAdFiEEcvBnbeX5l9M+DJu51+cbM2fJkVUFAmRwEdIACgkQ1+cbM2fJ
 kVUioRAAvdav5Tyf9EagMY9onjd0ZDgBT14fgrhBLlsZapSabeecPliI6tVv+zGS
 mCbfc9LS57mxOrC0c0b5XR9743m/i/mh9iI6G+MS/7nM9HkPINWoTg1T2FyFpPjs
 Q9W2yoWEwFGIUQDSAQOIAdR5dHqMIoMngNxfKaNxrwi+Bl3XGF9Ad4nwnZkFT1yY
 R1cO5h42PtPLUrfHcKuAZR8yA/Gd3PYnXogWBe075Ylyu3Up5hfrNZ0fQaOUcNhq
 zchaPaHvDq7obn1KR9zeLz1bOKpLwGkqCmoNPEn/GljvxvCiz1otrJupfxLDyhi+
 ClN/JzyuXUamrSg+oXqlsixKgAFYzn1nYSgX7DEh8sRbwhd0xcgJgCYi2jsIk+NK
 DItirKOtMaxf951dbmtJTl2UyQV4mkuacZkMP7TxKRgZ1P89Ifupe1w1z//Qv8Ay
 qqGoH6Dj4qQ7XhdbygGQOgQZkAbjKSWUb/mAwKCplVIHOzImyakPcePhaeoXP90J
 oWeBRIFwVwarLmSXFxGyPSq9eKiTUqZSZTeMVMO87g1fW+pjlmN/EyS5vuFXObTy
 Mbp0QUbpX/JiDt1FLlU6jc7Ut3kYej4Tq8pIT4jzbSOvabX0hnKJAg9dLOLqOZt0
 ImVbVM9FYKwEGJDd79maPTxqH9QpKgqFxskeHzBknu4iSpVtr4E=
 =ZIwk
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEiK/NIGsWEZVxh/FrYKtH/8kJUicFAmRwwigACgkQYKtH/8kJ
 Uie/CQ//bDaKu1hEiQ4buRjfmub+3ebArmGG1Wgy0wdpxGRvYiVTeiKwjvsoRFsD
 Tr5qqhUvQ+wYbsdRyCwnWNkXBklPuv1Eutbz216Z8WLZFGa9ZJfA1+sB3sYKGDxQ
 7bQw/okuBr2kr2xNJG7ka2AjozOPAmRI/h6oqrd7INsMRdiGaT4vneZrAdXAxvoP
 7vqZZa9sji9iawD+RBW2SksfiXflFGFoyZZPmu7zW15EslY3FMWXOqzlcM+EVvV2
 6eU66xZp3jN8m27Zt16EXH4OBvMd4wflQG/6DU+RF4sDU1qI3DfNPudibUR9D3JN
 SnFrqlRFAwFWCnE1jZ38Dk8EgNP+krlB7iZYLDvYMrxDAT9sUr4B6ga5yslb2dLZ
 lJcGLf2SMtsj0h2ZHLW4RBrd0uC/UAEzfKOlYSL3We9BvJmWg7airVfR9VPN+0RD
 +AcjRQnNv0LjaD/v8ljSnF8n0TWWuEwO3qB72cqNfWR22PhiUq7mtwk+K27eV+Hy
 KYnCox+W+FanYxCJoz7EHJnvsT1rPncD3YJOIE1zoN8tSBZLg+8O70S5MBC3+hO/
 grJhMViZEZgTV9n4FipdaWeVH22P/ZFXvma87HwenvjSoaNt4+qrNRLzNfAfYP16
 77rA7opymtk1/7fRFeiWR3iZF8gryskHmnDEAfhqrP9HpKdMx3c=
 =ZzOo
 -----END PGP SIGNATURE-----

Merge tag 's32g2-dt-6.5' of https://github.com/chesterlintw/linux-s32g into soc/dt

DT changes for v6.5:
- Add missing cache properties for s32g2 and s32v234.

* tag 's32g2-dt-6.5' of https://github.com/chesterlintw/linux-s32g:
  arm64: dts: s32: add missing cache properties

Link: https://lore.kernel.org/r/ZHC8PO8lDjTae7nV@linux-8mug
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2023-05-26 16:28:56 +02:00
Arnd Bergmann
1bf42cfed0 Renesas DTS updates for v6.5
- Add partial display support for the RZ/G2L and RZ/V2L SoCs and the
     RZ/G2L{,C} SMARC EVK development boards,
   - Add camera support for the RZ/GV2L SoC and the RZ/V2L and RZ/G2LC
     SMARC EVK development boards,
   - Add Multi-Function Timer Pulse Unit 3 support for the RZ/G2L and
     RZ/V2L SoCs,
   - Add PWM support for the R-Car V3U SoC.
 -----BEGIN PGP SIGNATURE-----
 
 iHUEABYIAB0WIQQ9qaHoIs/1I4cXmEiKwlD9ZEnxcAUCZHB9rgAKCRCKwlD9ZEnx
 cNz9APwJV+1xg9J/erm4JTh8yJFWMywkGq4BDI7BFn//jQsXkwD9HXWJmEqH7sdP
 QA/TmM6mBeEN3m3XnKZekuEHLJ7qPgA=
 =k6zc
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEiK/NIGsWEZVxh/FrYKtH/8kJUicFAmRwmgAACgkQYKtH/8kJ
 UifC7g//UQIpHvzOm/f0IZyh8p2aSh38wYWvi+FEcmzX0ohK/QSLWeDmm/pjLsGg
 RacQyhxtb14sHIoYb3kcjdMQrJhP7uJKMsIo1ii+iw4PfhMXz2G9XBzvJjTMXh9C
 YZ8hSfH+GgY3YbaKmNQaBNLC3nHkHHjLUajxZd3KFSa/brO1iQXfAQxGopbBrpoi
 CNR3JgcJL3hMMYL8oPAMD1k6162HjqGjiJBxDIwfdph4rKery4cDHMG1HkNloONw
 eUmtyeFVQ38YnWgswinHzgYGuAH5dm+I7VbdB5QcpMliwgH5I3rPEh12l4YLF+QB
 stVvnhhdovIzAg4yk8C1wekLzrsSp8lsm1+6FZZ4UpsXjcNqXfi63BPiAfrsV+LK
 vc5UuRITp/PXEEk5i/lgX1twN29ANimFShfP+7jEb2mzqxww/3X1bxp3bImWIZ9O
 3/Wv7Di0JVueZBKHm1nM4fbrn9lAPfzaKs389dcbgRI8U2n451TPrqS+bYQVdVct
 g/I+t3os9KazDKMCQiwFFJDetAhq8tWGZVHJtAR+iW9EZeONQ64kRhQIwsmbmlF9
 rAXa2lOyWszIbAfZK34oTib15vnv0EYoj+aqyPUQ3GsaQ+ZI5YkFRiisJSztZGZP
 hqywjw4MLRkkdqMDH7Zs04kiNKkCBTvuNelNfl0N7wyc5gzrPyw=
 =mq0o
 -----END PGP SIGNATURE-----

Merge tag 'renesas-dts-for-v6.5-tag1' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel into soc/dt

Renesas DTS updates for v6.5

  - Add partial display support for the RZ/G2L and RZ/V2L SoCs and the
    RZ/G2L{,C} SMARC EVK development boards,
  - Add camera support for the RZ/GV2L SoC and the RZ/V2L and RZ/G2LC
    SMARC EVK development boards,
  - Add Multi-Function Timer Pulse Unit 3 support for the RZ/G2L and
    RZ/V2L SoCs,
  - Add PWM support for the R-Car V3U SoC.

* tag 'renesas-dts-for-v6.5-tag1' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel:
  arm64: dts: renesas: r8a779a0: Add PWM nodes
  arm64: dts: renesas: r9a07g054: Add MTU3a node
  arm64: dts: renesas: r9a07g044: Add MTU3a node
  arm64: dts: renesas: rzg2lc-smarc: Enable CRU, CSI support
  arm64: dts: renesas: rzv2l-smarc: Enable CRU, CSI support
  arm64: dts: renesas: r9a07g054: Add CSI and CRU nodes
  arm64: dts: renesas: rzg2lc-smarc: Link DSI with ADV7535
  arm64: dts: renesas: rzg2l-smarc: Link DSI with ADV7535
  arm64: dts: renesas: r9a07g054: Add DSI node
  arm64: dts: renesas: r9a07g044: Add DSI node
  arm64: dts: renesas: r9a07g054: Add vspd node
  arm64: dts: renesas: r9a07g044: Add vspd node
  arm64: dts: renesas: r9a07g054: Add fcpvd node
  arm64: dts: renesas: r9a07g044: Add fcpvd node

Link: https://lore.kernel.org/r/cover.1685094244.git.geert+renesas@glider.be
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2023-05-26 13:37:36 +02:00
Arnd Bergmann
c455856237 Minor improvements in ARM DTS for v6.5
Minor improvements to fix dtbs_check warnings:
 1. STE: Align UART nodes with bindings.
 2. EN7523: add missing cache properties.
 -----BEGIN PGP SIGNATURE-----
 
 iQJEBAABCgAuFiEE3dJiKD0RGyM7briowTdm5oaLg9cFAmRkyHQQHGtyemtAa2Vy
 bmVsLm9yZwAKCRDBN2bmhouD1+0rD/9Y9LplTtyS+clmVXxl2lk21AK5VQCbSGUZ
 j+umV6ye0z0KKO/p8nIA9F/H6dYtlkxP4fanIRzu0WXWYf+goGyjLYq+1GqJdY4I
 TXLX4WoLIJgVN1B4rBuRyGWv7py5/S35nd2KH4NctHzOpFBpU9gZfREP1S7/MV/r
 6DbLn7hp++tdROHw67cvTd9o46hyv8eNeeJ9j62OQrG7XjdjXi7zyt7tq7BO0MHR
 1tKwMrzQc6fwwjgKCI6OgXzXQOPcPz/cvJyEeYk3vmuAR/v0SBQ1qgS23W0pzIR+
 hoRfSUE0WrhlfNCOPZWzr/NGPUupqH0BYDpCbYQkMxS95csFx1qEmg4uoOWX7mRU
 b7P4ruLPXxqlT17/iA2elLKgyJBqQqKLYuwbjccB8sciYuwv5OIpEGRRMDskTLSw
 RfD7Q2532D5kklEEsNpc3dSKorRetbXCkXilHhc/mYXLFrAXqM1XXTUDHzAQKmjV
 r12J3SvbYAsaKWRRMxWDw5nZ8K50gLNymWpZlmzBcWI5HdmFEAPvaPaejIge0BLg
 zmdQFxYyA5qtkSzm57jcS1lexZwANgqifrxZHAiPlDNjzI2aCSVieSpZ4ROw0RV9
 vSCntrx4Te2MV7+UYMuvMLrfBN2MPEVvOiMemtzI/jMxyEakhI7CDdgtqxcNk70k
 WUDI+DQt4g==
 =mdBe
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEiK/NIGsWEZVxh/FrYKtH/8kJUicFAmRwmd8ACgkQYKtH/8kJ
 UifYOA/9ELfl8t9S31iseKrMynmTkt/n9hIGqL/tKz2E4I41KleP1FtzVZpRkrVM
 x2aq6BKfN5yCxM7u8FP00xBc7lCIS+McPMkaQpYPUNuC8P1G2mUQAF0rMOensSXD
 o7Z8voLJPrTCAILKNxE/6OHZJPqcUQpLxNICqnImhVszoyEyBFrAMwePLnXko/za
 NXjrdeXK3NicJTac6PbuFlAMe4bWFTEsnXTxmpvskDvb1vjVKeWaoLC6qf6rqlA/
 xkb1bYUrnuaeSwxUhn8dh90v2/26BCY3dNQ+YEuvWEyCuZnsH2ghQpqw5GB4DMfF
 4aRE3LuM8jrNfkuB+ltZgGmWtUOkf86cTR3IFYXJqh3twylz3ZUzdZmmTp5+hc8i
 YHRAkq8/T3zC+CVF00fM6B1QAX16xx4Q/zZChRXdAhG1aAfXy+0qr/ZYU9of1x0E
 1PEcaDdmeGCnTu5bTZaNiOOvYrf0swTGghpb8t5JeM8rGQ7wVJNfsHMDF2kSOzkC
 ri/GreDqp8QDzY9QfGx+ZsARCtDnUrY8Xq8wc5l2zgeS9NHE8RtB6uU807hE2mQi
 YoLc7BNrFkoTakyjBPhKUgyl8Rz8KCpeZ4SAUT3Zzq3SKjXgzwgEmXGMrRHqlVQd
 HJ+OLIg+73aTd208GXtXNnUgDRZ/SLuz1vgsv5F7xBcv5aTBFqs=
 =ApDr
 -----END PGP SIGNATURE-----

Merge tag 'dt-cleanup-6.5' of https://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux-dt into soc/dt

Minor improvements in ARM DTS for v6.5

Minor improvements to fix dtbs_check warnings:
1. STE: Align UART nodes with bindings.
2. EN7523: add missing cache properties.

* tag 'dt-cleanup-6.5' of https://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux-dt:
  ARM: dts: en7523: add missing cache properties
  ARM: dts: ste: align UART node name with bindings

Link: https://lore.kernel.org/r/20230517131255.471002-2-krzysztof.kozlowski@linaro.org
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2023-05-26 13:37:03 +02:00
Arnd Bergmann
6a02313612 Minor improvements in ARM64 DTS for v6.5
Mostly minor improvements to fix dtbs_check warnings:
 1. mba6ulx: use non-deprecated property for GPIO keys wake-up,
 2. Add missing cache properties (APM, Amazon, HiSilicon, Realtek,
    Synaptics, AllWinner, Microchip).
 
 Few older minor and major fixes which were waiting on mailing lists for
 longer time for Microchip SparX-5:
 1. Fix secondary CPU bring-up and crash when talking to PSCI on reference
    boards (Robert Marko),
 2. Simplify CPU address-cells (Robert Marko),
 3. Align pinctrl node names with bindings (Michael Walle).
 -----BEGIN PGP SIGNATURE-----
 
 iQJEBAABCgAuFiEE3dJiKD0RGyM7briowTdm5oaLg9cFAmRkyZAQHGtyemtAa2Vy
 bmVsLm9yZwAKCRDBN2bmhouD12N8D/9yTunuZ+er4NViWpOe29YwNbn39VzPc74V
 T4FPMezzDC3IFGOCWtesGC8cBAQ6biwFXTEJCSE5iPOsyx9r4zc7+H4ANWkuRUny
 vhEvh+BA/x9Jc9IhHc5ib2lkudQCa5ed+eIaT42v7wuyBqgcPMQxwYETtHaTwm4h
 2H6ZEWhkKlKLxVLi32xZWvEWNurroyi6ywk7cfK/iDIgb8VyK5r34BSINXFBxDUD
 zXDtAYaSUtfp9RDfgroHnEiAr3bbt49t+VhE1KTGNaSjrl7DqLPtpwn+/osE3Sai
 EPilJBGyaMZWbi2H/ra/Pr7nQmCycimUry3b7Dx3ldSZTnwHdpbhGHXOM/FSBdKM
 585hbPLWFAi/IPdwoCMxz5hnAel35zk1vvhxPC/L5qqQq6knt/vdze+S6zi0X7W9
 NRYDtvhV/If1avx2EgYyrg4C4fUKS+zI+eng+B28vpP6lnJXhOGAjMa9OquQ5t6L
 HmbSs3NZOZEwqvx2LUShB41tcBulzJYr0aEqBNjR6VAqkYYXPwRGeGuU11grVk9U
 Z5kHUdWlXJeRNhbCKsBbOp1Nis1XDLiZSU2AczFGSD+hhAVorx/4QDFRtTqBfx4C
 tcbqHXhVb2/dugMcqeMtYebvG97xuM5Va7toKO+oNsTHipZJpRoXWG4W1wMUkaiv
 WXI54i/HPQ==
 =mwl0
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEiK/NIGsWEZVxh/FrYKtH/8kJUicFAmRwmacACgkQYKtH/8kJ
 UicVWg//dhPb/9wOxzxjgK9TrTVPzRWpDxR1sofRN9f708VHBk59V37lI7r0AI9q
 +acPEJFffxjfKm4RNWr/N534VcBv1lYgpwJ656athW+o8qUiegmO4286pMdv5l41
 l4fxZGr7eOr0G4QY06u7JQKLOCEvP8mSFEw5c/rnzfiFiddxKPWZmt/SEjJsMH8N
 13tEuJFuYzK3rvlM3fS/l65DJ2IHdTW+WVxwOeeWtGnEHDNyKRVHwZoTAyXCp8A5
 eFAZz7Vc5F0WLmvQSzBSqAPJKIeWRzcblvxOWcM1iV/E++EQMvPAu3DqvMAN29Od
 N84sex8sTRJMrYiZNFc8KeHlTTc6uxBP4dfM22vGGHyqlI43Bzg7mIpfnr7M1Uvc
 lGGCY47+ob7j6VdVkPcxMB9Im0GrI6fjpfRvTbMFiej6RJ/usuIrr1Hk5HnYjkuk
 7VpTXsq257/AaeBs132BoHteLyeqcDHdMXwoqpYLVFeIeIARyaD7XAwnmsuaC9iC
 Gq1UL7LStDCYrMnZMNVmLHjdvKi0Gl0dbHUj+TT1Yd8EwD8/gSuyl+dfJmalPJEF
 EOfJGGRPyph4Vyli2yAGOR4rIlHBw6wfDKir0C+U21mXJUuMHYFRK6PeCWyAWAbU
 8UBokvFA8SzdizaPyl81xtCk0azzyfIJG+1/1yfyZBEL6CwTxhg=
 =LFev
 -----END PGP SIGNATURE-----

Merge tag 'dt64-cleanup-6.5' of https://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux-dt into soc/dt

Minor improvements in ARM64 DTS for v6.5

Mostly minor improvements to fix dtbs_check warnings:
1. mba6ulx: use non-deprecated property for GPIO keys wake-up,
2. Add missing cache properties (APM, Amazon, HiSilicon, Realtek,
   Synaptics, AllWinner, Microchip).

Few older minor and major fixes which were waiting on mailing lists for
longer time for Microchip SparX-5:
1. Fix secondary CPU bring-up and crash when talking to PSCI on reference
   boards (Robert Marko),
2. Simplify CPU address-cells (Robert Marko),
3. Align pinctrl node names with bindings (Michael Walle).

* tag 'dt64-cleanup-6.5' of https://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux-dt:
  arm64: dts: sparx5: rename pinctrl nodes
  arm64: dts: microchip: sparx5: correct CPU address-cells
  arm64: dts: microchip: sparx5: do not use PSCI on reference boards
  arm64: dts: microchip: add missing cache properties
  arm64: dts: allwinner: a64: add missing cache properties
  arm64: dts: synaptics: add missing cache properties
  arm64: dts: realtek: add missing cache properties
  arm64: dts: hisilicon: add missing cache properties
  arm64: dts: amazon: add missing cache properties
  arm64: dts: apm: add missing cache properties
  arm64: dts: mba6ulx: correct GPIO keys wakeup

Link: https://lore.kernel.org/r/20230517131255.471002-1-krzysztof.kozlowski@linaro.org
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2023-05-26 13:36:07 +02:00
Claudiu Beznea
4ceb0c70d0 ARM: dts: at91: sama5d2: remove extra line
Remove extra line from the definition of slow clock controller.

Signed-off-by: Claudiu Beznea <claudiu.beznea@microchip.com>
Link: https://lore.kernel.org/r/20230522124812.107227-1-claudiu.beznea@microchip.com
2023-05-24 12:15:29 +03:00
Tony Lindgren
5cb957a188 ARM: dts: Unify pinctrl-single pin group nodes for dra7
We want to unify the pinctrl-single pin group nodes to use naming "pins".
Otherwise non-standad pin group names will add make dtbs checks errors
when the pinctrl-single yaml binding gets merged.

Cc: Conor Dooley <conor+dt@kernel.org>
Cc: Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>
Cc: Rob Herring <robh+dt@kernel.org>
Signed-off-by: Tony Lindgren <tony@atomide.com>
2023-05-23 10:59:46 +03:00
Tony Lindgren
7a75ed229f ARM: dts: Unify pinctrl-single pin group nodes for am4
We want to unify the pinctrl-single pin group nodes to use naming "pins".
Otherwise non-standad pin group names will add make dtbs checks errors
when the pinctrl-single yaml binding gets merged.

Cc: Conor Dooley <conor+dt@kernel.org>
Cc: Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>
Cc: Rob Herring <robh+dt@kernel.org>
Signed-off-by: Tony Lindgren <tony@atomide.com>
2023-05-23 10:59:46 +03:00
Tony Lindgren
d73ab823ee ARM: dts: Unify pinctrl-single pin group nodes for am33xx
We want to unify the pinctrl-single pin group nodes to use naming "pins".
Otherwise non-standad pin group names will add make dtbs checks errors
when the pinctrl-single yaml binding gets merged.

Cc: Conor Dooley <conor+dt@kernel.org>
Cc: Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>
Cc: Rob Herring <robh+dt@kernel.org>
Signed-off-by: Tony Lindgren <tony@atomide.com>
2023-05-23 10:59:45 +03:00
Tony Lindgren
c99b887402 ARM: dts: Unify pinctrl-single pin group nodes for ti81xx
We want to unify the pinctrl-single pin group nodes to use naming "pins".
Otherwise non-standad pin group names will add make dtbs checks errors
when the pinctrl-single yaml binding gets merged.

Cc: Conor Dooley <conor+dt@kernel.org>
Cc: Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>
Cc: Rob Herring <robh+dt@kernel.org>
Signed-off-by: Tony Lindgren <tony@atomide.com>
2023-05-23 10:59:45 +03:00
Tony Lindgren
e141d4a73f ARM: dts: Unify pinctrl-single pin group nodes for omap5
We want to unify the pinctrl-single pin group nodes to use naming "pins".
Otherwise non-standad pin group names will add make dtbs checks errors
when the pinctrl-single yaml binding gets merged.

Cc: Conor Dooley <conor+dt@kernel.org>
Cc: Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>
Cc: Rob Herring <robh+dt@kernel.org>
Signed-off-by: Tony Lindgren <tony@atomide.com>
2023-05-23 10:59:45 +03:00
Tony Lindgren
7fff6f6d6e ARM: dts: Unify pinctrl-single pin group nodes for omap4
We want to unify the pinctrl-single pin group nodes to use naming "pins".
Otherwise non-standad pin group names will add make dtbs checks errors
when the pinctrl-single yaml binding gets merged.

Cc: Conor Dooley <conor+dt@kernel.org>
Cc: Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>
Cc: Rob Herring <robh+dt@kernel.org>
Signed-off-by: Tony Lindgren <tony@atomide.com>
2023-05-23 10:59:44 +03:00
Tony Lindgren
c872f0d778 ARM: dts: Unify pinctrl-single pin group nodes for omap2
We want to unify the pinctrl-single pin group nodes to use naming "pins".
Otherwise non-standad pin group names will add make dtbs checks errors
when the pinctrl-single yaml binding gets merged.

Cc: Conor Dooley <conor+dt@kernel.org>
Cc: Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>
Cc: Rob Herring <robh+dt@kernel.org>
Signed-off-by: Tony Lindgren <tony@atomide.com>
2023-05-23 10:59:44 +03:00
Tony Lindgren
46bab63e1d ARM: dts: Unify pinctrl-single pin group nodes for omap3
We want to unify the pinctrl-single pin group nodes to use naming "pins".
Otherwise non-standad pin group names will add make dtbs checks errors
when the pinctrl-single yaml binding gets merged.

Cc: Conor Dooley <conor+dt@kernel.org>
Cc: Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>
Cc: Rob Herring <robh+dt@kernel.org>
Signed-off-by: Tony Lindgren <tony@atomide.com>
2023-05-23 10:59:19 +03:00
Tony Lindgren
4ffec92e70 ARM: dts: gta04: Move model property out of pinctrl node
The model property should be at the top level, let's move it out
of the pinctrl node.

Fixes: d2eaf949d2 ("ARM: dts: omap3-gta04a5one: define GTA04A5 variant with OneNAND")
Cc: Andreas Kemnade <andreas@kemnade.info>
Cc: H. Nikolaus Schaller <hns@goldelico.com>
Signed-off-by: Tony Lindgren <tony@atomide.com>
2023-05-23 10:59:18 +03:00
Ryan Wanner
1ebc72ceef ARM: dts: at91: Return to boolean properties
Returning back to commit 0dc23d1a8e
("arm: dts: at91: Fix boolean properties with values") as pinctrl driver no
longer expects an integer value and expects a simple boolean property.

Signed-off-by: Ryan Wanner <Ryan.Wanner@microchip.com>
Acked-by: Nicolas Ferre <nicolas.ferre@microchip.com>
Signed-off-by: Claudiu Beznea <claudiu.beznea@microchip.com>
Link: https://lore.kernel.org/r/6f06be9e393c02563bc877498c8af75daf3b47f8.1684313910.git.Ryan.Wanner@microchip.com
2023-05-23 08:03:22 +03:00
Horatiu Vultur
23b76ba20e ARM: dts: lan966x: Add support for SMA connectors
The pcb8309 has 2 SMA connectors which are connected to the lan966x
chip. The lan966x can generate 1PPS output on one of them and it can
receive 1PPS input on the other one.

Signed-off-by: Horatiu Vultur <horatiu.vultur@microchip.com>
Signed-off-by: Claudiu Beznea <claudiu.beznea@microchip.com>
Link: https://lore.kernel.org/r/20230421113758.3465678-1-horatiu.vultur@microchip.com
2023-05-22 16:00:34 +03:00
Claudiu Beznea
3ecb546333 ARM: dts: at91: use clock-controller name for sckc nodes
Use clock-controller generic name for slow clock controller nodes.

Signed-off-by: Claudiu Beznea <claudiu.beznea@microchip.com>
Link: https://lore.kernel.org/r/20230517094119.2894220-5-claudiu.beznea@microchip.com
2023-05-22 16:00:34 +03:00
Claudiu Beznea
f4f15c5cdc ARM: dts: at91: at91sam9n12: witch sckc to new clock bindings
Switch slow clock controller to new clock bindings.

Signed-off-by: Claudiu Beznea <claudiu.beznea@microchip.com>
Link: https://lore.kernel.org/r/20230517094119.2894220-4-claudiu.beznea@microchip.com
2023-05-22 16:00:34 +03:00
Claudiu Beznea
d08f92bdfb ARM: dts: at91: use clock-controller name for PMC nodes
Use clock-controller generic name for PMC nodes.

Signed-off-by: Claudiu Beznea <claudiu.beznea@microchip.com>
Link: https://lore.kernel.org/r/20230517094119.2894220-2-claudiu.beznea@microchip.com
2023-05-22 12:26:35 +03:00
Peter Rosin
08e4dd1d12 ARM: dts: at91: tse850: add properties for gpio-line-names
Signal names are one-to-one copies from the schematics, except VBUS
which is an unnamed signal there.

Signed-off-by: Peter Rosin <peda@axentia.se>
[claudiu.beznea: add 1 indentation tab before index based comment]
Signed-off-by: Claudiu Beznea <claudiu.beznea@microchip.com>
Link: https://lore.kernel.org/r/32995b53-7f73-936f-a81d-5f1969f64910@axentia.se
2023-05-22 12:23:44 +03:00
Linus Torvalds
44c026a73b Linux 6.4-rc3 v6.4-rc3 2023-05-21 14:05:48 -07:00
Linus Torvalds
fa4fe8ce42 This pull request contains the following bug fixes for UML:
- Fix modular build for UML watchdog
 -----BEGIN PGP SIGNATURE-----
 
 iQJKBAABCAA0FiEEdgfidid8lnn52cLTZvlZhesYu8EFAmRqeh8WHHJpY2hhcmRA
 c2lnbWEtc3Rhci5hdAAKCRBm+VmF6xi7wVh/EADkyxAW7B/bvkJUtcpPrFKHPjk3
 oaa0lT+++2uXL8hHDEC/BLuVbRiRQc21MTkph2cTRUNbj2ix64iv/DcBM2JY4ERg
 gaVpvWFRXmc1M9N0Mmma+emAmMK8sJWjO0iMQZJwlKw+Zf4xe3naiLt1AEuCwTwy
 VQ7fCmRXJYqNcLnPmrUlGNCHl2QaesWYpSUTGVq57oR+cSjUYOgxVZLv+fZ28OmB
 njyDs/P+u2uj+spDMAjYxzYmMT3q/xgSyU59HfXqxvvhxT8dOyMttFexEqWaYYAm
 jVJ2itb8N5eJp80reoYDynSNzo0Crw30XSx39H3N88sRNRBaymKSCX8IjZhWF38A
 P90H0y6YsC5FJ1s0AFbouIFTqkYyfFa5DCFfGCqed84Rp7ifeAee/PcYxGSIB84G
 KTQ2GEISsphHGGxgQu8vpKBp3kMarb/T+vEEo8Lu6JSuzrepDpgJGDhqDaY7bWsE
 t6oywUu4xhZClGWlS9S1h4tWiCxgPoE1sCnc9WP8DskV7V827eIkaAco25vo85ds
 srbctS+d7ovCcj4o0j1041iVS0NoAwdhjoM8YknmU1GGAr7oX1PaQgpQTgRylGr9
 MFZ/tIkK79xSpPC53asod43YXWDaN06viFAunCe4JOTZaaAZfU0Q9x6mNln4OwCn
 AcSapiXD/r1LuxQfTA==
 =I37i
 -----END PGP SIGNATURE-----

Merge tag 'uml-for-linus-6.4-rc3' of git://git.kernel.org/pub/scm/linux/kernel/git/uml/linux

Pull UML fix from Richard Weinberger:

 - Fix modular build for UML watchdog

* tag 'uml-for-linus-6.4-rc3' of git://git.kernel.org/pub/scm/linux/kernel/git/uml/linux:
  um: harddog: fix modular build
2023-05-21 14:03:22 -07:00
Linus Torvalds
a35747c310 ARM:
* Plug a race in the stage-2 mapping code where the IPA and the PA
   would end up being out of sync
 
 * Make better use of the bitmap API (bitmap_zero, bitmap_zalloc...)
 
 * FP/SVE/SME documentation update, in the hope that this field
   becomes clearer...
 
 * Add workaround for Apple SEIS brokenness to a new SoC
 
 * Random comment fixes
 
 x86:
 
 * add MSR_IA32_TSX_CTRL into msrs_to_save
 
 * fixes for XCR0 handling in SGX enclaves
 
 Generic:
 
 * Fix vcpu_array[0] races
 
 * Fix race between starting a VM and "reboot -f"
 -----BEGIN PGP SIGNATURE-----
 
 iQFIBAABCAAyFiEE8TM4V0tmI4mGbHaCv/vSX3jHroMFAmRp0WIUHHBib256aW5p
 QHJlZGhhdC5jb20ACgkQv/vSX3jHroPqVwf+OFayNPpURAFqfrOuISYW7hoCL24+
 sCtXyVv4Ei0np1vGekit2h/m8GmxO12xEBibcFeYj+YQItIqu9HvC08fRxAKaMeE
 N3p9iLuS1zcM3cEuZpg0r6QN+pKybttdadl70yho43CtagEM4FmB7dgyAo9AhyXk
 pZUaVfoO6beBQ/J6A6V/Q5xlue1LvHk1+K4rmNcYVTYn6ZOd+yYgvqng1nv5/h9b
 0HgW0aUWkEHAB67/sSnUUro707loMNTowsZlMCtgDk4Fzf8RwQ7qc8lClLk1UPjJ
 DHB6Hif9F0Q5mkrwn+c7xyVlKARaY6/FOshS2Q620q19+4fq5fUD9HgjrQ==
 =ARzH
 -----END PGP SIGNATURE-----

Merge tag 'for-linus' of git://git.kernel.org/pub/scm/virt/kvm/kvm

Pull kvm fixes from Paolo Bonzini:
 "ARM:

   - Plug a race in the stage-2 mapping code where the IPA and the PA
     would end up being out of sync

   - Make better use of the bitmap API (bitmap_zero, bitmap_zalloc...)

   - FP/SVE/SME documentation update, in the hope that this field
     becomes clearer...

   - Add workaround for Apple SEIS brokenness to a new SoC

   - Random comment fixes

  x86:

   - add MSR_IA32_TSX_CTRL into msrs_to_save

   - fixes for XCR0 handling in SGX enclaves

  Generic:

   - Fix vcpu_array[0] races

   - Fix race between starting a VM and 'reboot -f'"

* tag 'for-linus' of git://git.kernel.org/pub/scm/virt/kvm/kvm:
  KVM: VMX: add MSR_IA32_TSX_CTRL into msrs_to_save
  KVM: x86: Don't adjust guest's CPUID.0x12.1 (allowed SGX enclave XFRM)
  KVM: VMX: Don't rely _only_ on CPUID to enforce XCR0 restrictions for ECREATE
  KVM: Fix vcpu_array[0] races
  KVM: VMX: Fix header file dependency of asm/vmx.h
  KVM: Don't enable hardware after a restart/shutdown is initiated
  KVM: Use syscore_ops instead of reboot_notifier to hook restart/shutdown
  KVM: arm64: vgic: Add Apple M2 PRO/MAX cpus to the list of broken SEIS implementations
  KVM: arm64: Clarify host SME state management
  KVM: arm64: Restructure check for SVE support in FP trap handler
  KVM: arm64: Document check for TIF_FOREIGN_FPSTATE
  KVM: arm64: Fix repeated words in comments
  KVM: arm64: Constify start/end/phys fields of the pgtable walker data
  KVM: arm64: Infer PA offset from VA in hyp map walker
  KVM: arm64: Infer the PA offset from IPA in stage-2 map walker
  KVM: arm64: Use the bitmap API to allocate bitmaps
  KVM: arm64: Slightly optimize flush_context()
2023-05-21 13:58:37 -07:00
Linus Torvalds
c47d122c5b perf tools fixes for v6.4:
- Fail graciously if BUILD_BPF_SKEL=1 is specified and clang isn't available.
 
 - Add empty 'struct rq' to 'perf lock contention' to satisfy libbpf 'runqueue'
   type verification. This feature is built only with BUILD_BPF_SKEL=1.
 
 - Make vmlinux.h use bpf.h and perf_event.h in source directory, not system
   ones that may be old and not have things like 'union perf_sample_weight'.
 
 - Add system include paths to BPF builds to pick things missing in the headers
   included by clang -target bpf.
 
 - Update various header copies with the kernel sources.
 
 - Change divide by zero and not supported events behavior to show 'nan'/'not
   counted' in 'perf stat' output. This happens when using things like
   'perf stat -M TopdownL2 true', involving JSON metrics.
 
 - Update no event/metric expectations affected by using JSON metrics in
   'perf stat -ddd' perf test.
 
 - Avoid segv with 'perf stat --topdown' for metrics without a group.
 
 - Do not assume which events may have a PMU name, allowing the logic to keep an
   AUX event group together. Makes this usecase work again:
 
     $ perf record --no-bpf-event -c 10 -e '{intel_pt//,tlb_flush.stlb_any/aux-sample-size=8192/pp}:u' -- sleep 0.1
     [ perf record: Woken up 1 times to write data ]
     [ perf record: Captured and wrote 0.078 MB perf.data ]
     $ perf script -F-dso,+addr | grep -C5 tlb_flush.stlb_any | head -11
     sleep 20444 [003]  7939.510243:  1  branches:uH:  7f5350cc82a2 dl_main+0x9a2 => 7f5350cb38f0 _dl_add_to_namespace_list+0x0
     sleep 20444 [003]  7939.510243:  1  branches:uH:  7f5350cb3908 _dl_add_to_namespace_list+0x18 => 7f5350cbb080 rtld_mutex_dummy+0x0
     sleep 20444 [003]  7939.510243:  1  branches:uH:  7f5350cc8350 dl_main+0xa50 => 0 [unknown]
     sleep 20444 [003]  7939.510244:  1  branches:uH:  7f5350cc83ca dl_main+0xaca => 7f5350caeb60 _dl_process_pt_gnu_property+0x0
     sleep 20444 [003]  7939.510245:  1  branches:uH:  7f5350caeb60 _dl_process_pt_gnu_property+0x0 => 0 [unknown]
     sleep 20444  7939.510245:       10 tlb_flush.stlb_any/aux-sample-size=8192/pp: 0 7f5350caeb60 _dl_process_pt_gnu_property+0x0
     sleep 20444 [003]  7939.510254:  1  branches:uH:  7f5350cc87fe dl_main+0xefe => 7f5350ccd240 strcmp+0x0
     sleep 20444 [003]  7939.510254:  1  branches:uH:  7f5350cc8862 dl_main+0xf62 => 0 [unknown]
 
 - Add a check for the above use case in 'perf test test_intel_pt'.
 
 - Fix build with refcount checking on arm64, it was still accessing fields that
   need to be wrapped so that the refcounted struct gets checked.
 
 - Fix contextid validation in ARM's CS-ETM, so that older kernels without that
   field can still be supported.
 
 - Skip unsupported aggregation for stat events found in perf.data files in 'perf script'.
 
 - Add stat test for record and script to check the previous problem.
 
 - Remove needless debuginfod queries from 'perf test java symbol', this was
   just making the test take a long time to complete.
 
 - Address python SafeConfigParser() deprecation warning in 'perf test attr'.
 
 - Fix __NR_execve undeclared on i386 'perf bench syscall' build error.
 
 Signed-off-by: Arnaldo Carvalho de Melo <acme@redhat.com>
 -----BEGIN PGP SIGNATURE-----
 
 iHUEABYKAB0WIQR2GiIUctdOfX2qHhGyPKLppCJ+JwUCZGkUygAKCRCyPKLppCJ+
 J8LGAP9qi9fvOt96aXLKHPn/op5KjmvnhZH3/Dj/XPnD8xRNOgD/cQu2D/h8zy9h
 NAf0lnJZKiyBGwIrCp1i89snxklnxgA=
 =Vztu
 -----END PGP SIGNATURE-----

Merge tag 'perf-tools-fixes-for-v6.4-1-2023-05-20' of git://git.kernel.org/pub/scm/linux/kernel/git/acme/linux

Pull perf tools fixes from Arnaldo Carvalho de Melo:

 - Fail graciously if BUILD_BPF_SKEL=1 is specified and clang isn't
   available

 - Add empty 'struct rq' to 'perf lock contention' to satisfy libbpf
   'runqueue' type verification. This feature is built only with
   BUILD_BPF_SKEL=1

 - Make vmlinux.h use bpf.h and perf_event.h in source directory, not
   system ones that may be old and not have things like 'union
   perf_sample_weight'

 - Add system include paths to BPF builds to pick things missing in the
   headers included by clang -target bpf

 - Update various header copies with the kernel sources

 - Change divide by zero and not supported events behavior to show
   'nan'/'not counted' in 'perf stat' output.

   This happens when using things like 'perf stat -M TopdownL2 true',
   involving JSON metrics

 - Update no event/metric expectations affected by using JSON metrics in
   'perf stat -ddd' perf test

 - Avoid segv with 'perf stat --topdown' for metrics without a group

 - Do not assume which events may have a PMU name, allowing the logic to
   keep an AUX event group together. Makes this usecase work again:

     $ perf record --no-bpf-event -c 10 -e '{intel_pt//,tlb_flush.stlb_any/aux-sample-size=8192/pp}:u' -- sleep 0.1
     [ perf record: Woken up 1 times to write data ]
     [ perf record: Captured and wrote 0.078 MB perf.data ]
     $ perf script -F-dso,+addr | grep -C5 tlb_flush.stlb_any | head -11
     sleep 20444 [003]  7939.510243:  1  branches:uH:  7f5350cc82a2 dl_main+0x9a2 => 7f5350cb38f0 _dl_add_to_namespace_list+0x0
     sleep 20444 [003]  7939.510243:  1  branches:uH:  7f5350cb3908 _dl_add_to_namespace_list+0x18 => 7f5350cbb080 rtld_mutex_dummy+0x0
     sleep 20444 [003]  7939.510243:  1  branches:uH:  7f5350cc8350 dl_main+0xa50 => 0 [unknown]
     sleep 20444 [003]  7939.510244:  1  branches:uH:  7f5350cc83ca dl_main+0xaca => 7f5350caeb60 _dl_process_pt_gnu_property+0x0
     sleep 20444 [003]  7939.510245:  1  branches:uH:  7f5350caeb60 _dl_process_pt_gnu_property+0x0 => 0 [unknown]
     sleep 20444  7939.510245:       10 tlb_flush.stlb_any/aux-sample-size=8192/pp: 0 7f5350caeb60 _dl_process_pt_gnu_property+0x0
     sleep 20444 [003]  7939.510254:  1  branches:uH:  7f5350cc87fe dl_main+0xefe => 7f5350ccd240 strcmp+0x0
     sleep 20444 [003]  7939.510254:  1  branches:uH:  7f5350cc8862 dl_main+0xf62 => 0 [unknown]

 - Add a check for the above use case in 'perf test test_intel_pt'

 - Fix build with refcount checking on arm64, it was still accessing
   fields that need to be wrapped so that the refcounted struct gets
   checked

 - Fix contextid validation in ARM's CS-ETM, so that older kernels
   without that field can still be supported

 - Skip unsupported aggregation for stat events found in perf.data files
   in 'perf script'

 - Add stat test for record and script to check the previous problem

 - Remove needless debuginfod queries from 'perf test java symbol', this
   was just making the test take a long time to complete

 - Address python SafeConfigParser() deprecation warning in 'perf test
   attr'

 - Fix __NR_execve undeclared on i386 'perf bench syscall' build error

* tag 'perf-tools-fixes-for-v6.4-1-2023-05-20' of git://git.kernel.org/pub/scm/linux/kernel/git/acme/linux: (33 commits)
  perf bench syscall: Fix __NR_execve undeclared build error
  perf test attr: Fix python SafeConfigParser() deprecation warning
  perf test attr: Update no event/metric expectations
  tools headers disabled-features: Sync with the kernel sources
  tools headers UAPI: Sync arch prctl headers with the kernel sources
  tools headers: Update the copy of x86's mem{cpy,set}_64.S used in 'perf bench'
  tools headers x86 cpufeatures: Sync with the kernel sources
  tools headers UAPI: Sync s390 syscall table file that wires up the memfd_secret syscall
  tools headers UAPI: Sync linux/prctl.h with the kernel sources
  perf metrics: Avoid segv with --topdown for metrics without a group
  perf lock contention: Add empty 'struct rq' to satisfy libbpf 'runqueue' type verification
  perf cs-etm: Fix contextid validation
  perf arm64: Fix build with refcount checking
  perf test: Add stat test for record and script
  perf script: Skip aggregation for stat events
  perf build: Add system include paths to BPF builds
  perf bpf skels: Make vmlinux.h use bpf.h and perf_event.h in source directory
  perf parse-events: Do not break up AUX event group
  perf test test_intel_pt.sh: Test sample mode with event with PMU name
  perf evsel: Modify group pmu name for software events
  ...
2023-05-21 13:24:59 -07:00
Linus Torvalds
4927cb98f0 powerpc fixes for 6.4 #2
- Fix broken soft dirty tracking when using the Radix MMU (>= P9).
 
  - Fix ISA mapping when "ranges" property is not present, for PASemi Nemo boards.
 
  - Fix a possible WARN_ON_ONCE hitting in BPF extable handling.
 
  - Fix incorrect DMA address handling when using 2MB TCEs.
 
  - Fix a bug in IOMMU table handling for SR-IOV devices.
 
  - Fix the recent rework of IOMMU handling which left arch code calling clean
    up routines that are handled by the IOMMU core.
 
  - A few assorted build fixes.
 
 Thanks to: Christian Zigotzky, Dan Horák, Gaurav Batra, Hari Bathini, Jason
 Gunthorpe, Nathan Chancellor, Naveen N. Rao, Nicholas Piggin, Pali Rohár, Randy
 Dunlap, Rob Herring.
 -----BEGIN PGP SIGNATURE-----
 
 iQJHBAABCAAxFiEEJFGtCPCthwEv2Y/bUevqPMjhpYAFAmRpdU0THG1wZUBlbGxl
 cm1hbi5pZC5hdQAKCRBR6+o8yOGlgIsRD/9bGP2IFLmnVbxKHdyN4gr4beBaDWBG
 b9c0nxAc6Oh3A9KMiktEKdSlseUt5kaGSe8aawJCqrw/JXxwfxj02rqqrG2YRcg7
 0ApDVg32I+VoCMSoWyBzGKFxSkw85QqItZdTAPHi4IJUkArrkYxU+cJvbD25LTpX
 LOun4rObSyOCDk0MA+7HjRjI6RfECeExpsrU4sZjaHs+iPv8q/NoanfsIddOTNq6
 c4b84ENF4I8E1ZHhOBUO3lkRy+exop8K0YR1yBuAzSGLqyQsSX1GZFtyOo3VPi2V
 73+u1T85i0Bdw272/32hWH8pEPtUAOACmSyUfIRIgypialDWgpESrcxgpCEVc1lk
 JU3VDKEfqkiQelG+3DVk3MjBZ4ctqp3Ks/wvtcgUoYBjqiyRz0nLESrplfjDas/I
 zF26D+XdwF+s6ylvTWQ7bicZ+DexS1TLwpLQk4sU70XQupWRvJ6S91/UNkydtF87
 Iv0S6mJSsUkcasUyeuBReeXKFe/BU7D9vTi0wEEfu2SBY03o9TXDv1f91YHsDb8E
 zImIDz6xKAXCi8m+uxyDmCtzr8mYHQ2+b1aF9FgF4QDEICDKz+q7IYhVUHqjfffy
 08kGBFx23xVj32xKXz2dDizGXRg7/plNC7ef3WQoTueUr7uK071JhMCCb0blQJ8X
 wFi83fer8qlxNg==
 =mz+r
 -----END PGP SIGNATURE-----

Merge tag 'powerpc-6.4-2' of git://git.kernel.org/pub/scm/linux/kernel/git/powerpc/linux

Pull powerpc fixes from Michael Ellerman:

 - Fix broken soft dirty tracking when using the Radix MMU (>= P9)

 - Fix ISA mapping when "ranges" property is not present, for PASemi
   Nemo boards

 - Fix a possible WARN_ON_ONCE hitting in BPF extable handling

 - Fix incorrect DMA address handling when using 2MB TCEs

 - Fix a bug in IOMMU table handling for SR-IOV devices

 - Fix the recent rework of IOMMU handling which left arch code calling
   clean up routines that are handled by the IOMMU core

 - A few assorted build fixes

Thanks to Christian Zigotzky, Dan Horák, Gaurav Batra, Hari Bathini,
Jason Gunthorpe, Nathan Chancellor, Naveen N. Rao, Nicholas Piggin, Pali
Rohár, Randy Dunlap, and Rob Herring.

* tag 'powerpc-6.4-2' of git://git.kernel.org/pub/scm/linux/kernel/git/powerpc/linux:
  powerpc/iommu: Incorrect DDW Table is referenced for SR-IOV device
  powerpc/iommu: DMA address offset is incorrectly calculated with 2MB TCEs
  powerpc/iommu: Remove iommu_del_device()
  powerpc/crypto: Fix aes-gcm-p10 build when VSX=n
  powerpc/bpf: populate extable entries only during the last pass
  powerpc/boot: Disable power10 features after BOOTAFLAGS assignment
  powerpc/64s/radix: Fix soft dirty tracking
  powerpc/fsl_uli1575: fix kconfig warnings and build errors
  powerpc/isa-bridge: Fix ISA mapping when "ranges" is not present
2023-05-21 11:53:52 -07:00
Linus Torvalds
90af47edea ata fixes for 6.4-rc3
* Fix DT binding for the ahci-ceva driver to fully describe all iommus,
    from Michal.
 -----BEGIN PGP SIGNATURE-----
 
 iHUEABYKAB0WIQSRPv8tYSvhwAzJdzjdoc3SxdoYdgUCZGoEPAAKCRDdoc3SxdoY
 dk1OAQCo3klTiCDydJ2FIOz7XO1UhSfbt+reIkMSd55iSztnZQD/Yk7h9MBzPyAk
 X5c+bf66HGMpbUFO2SYXK5b1aRb8tAo=
 =R0jk
 -----END PGP SIGNATURE-----

Merge tag 'ata-6.4-rc3' of git://git.kernel.org/pub/scm/linux/kernel/git/dlemoal/libata

Pull ata fix from Damien Le Moal:

 - Fix DT binding for the ahci-ceva driver to fully describe all iommus,
   from Michal

* tag 'ata-6.4-rc3' of git://git.kernel.org/pub/scm/linux/kernel/git/dlemoal/libata:
  dt-bindings: ata: ahci-ceva: Cover all 4 iommus entries
2023-05-21 11:46:23 -07:00
Linus Torvalds
70e137e384 fbdev fixes for kernel 6.4-rc3:
- Fix for USB endpoint check in udlfb (found by syzbot fuzzer)
 - Small fix in error code path in omapfb
 - compiler warning fixes in fbmem & i810
 - code removal and whitespace cleanups in stifb and atyfb
 -----BEGIN PGP SIGNATURE-----
 
 iHUEABYKAB0WIQS86RI+GtKfB8BJu973ErUQojoPXwUCZGnroAAKCRD3ErUQojoP
 X8VOAP0XokcmGLqsBv0ED4y4sPFnDlrGuwnm9br+IVSd2BeSgwD/cJ2DrXBbRK12
 p2wGannItDCv4K6dCYvsKSfG7avWbgw=
 =0/H9
 -----END PGP SIGNATURE-----

Merge tag 'fbdev-for-6.4-rc3' of git://git.kernel.org/pub/scm/linux/kernel/git/deller/linux-fbdev

Pull fbdev fixes from Helge Deller:
 "A few small unspectacular fbdev fixes:

   - Fix for USB endpoint check in udlfb (found by syzbot fuzzer)

   - Small fix in error code path in omapfb

   - compiler warning fixes in fbmem & i810

   - code removal and whitespace cleanups in stifb and atyfb"

* tag 'fbdev-for-6.4-rc3' of git://git.kernel.org/pub/scm/linux/kernel/git/deller/linux-fbdev:
  fbdev: stifb: Whitespace cleanups
  fbdev: udlfb: Use usb_control_msg_send()
  fbdev: udlfb: Fix endpoint check
  fbdev: atyfb: Remove unused clock determination
  fbdev: i810: include i810_main.h in i810_dvt.c
  fbdev: fbmem: mark get_fb_unmapped_area() static
  fbdev: omapfb: panel-tpo-td043mtea1: fix error code in probe()
2023-05-21 11:13:23 -07:00
Linus Torvalds
e2065b8c1b four ksmbd server fixes
-----BEGIN PGP SIGNATURE-----
 
 iQGzBAABCgAdFiEE6fsu8pdIjtWE/DpLiiy9cAdyT1EFAmRppOoACgkQiiy9cAdy
 T1GXBAv9FP5orZJKZ2yR+k/xAccodIPUlAx9ZcfBw9rV8dihny0RzOhafRm4FUln
 EuXoS+nWAxNiaOfLZDQ6PezzeVtYbNvlx5EOZ3tZt2I4tb65hdgdiP9axgo6KtfY
 dXMH+Ml2wNxgey9HOfDzDnxdGpBXiNaKlIMbBf0BdtTzvo+BNQulP21P/8SLJg11
 mbHj9XBouae5D7yakJlefq09wKgzolK5ZYqQyLSF2gpVPzQHB+m0zNXBaaHFQbdC
 7xHr+wPBLERyNnEW6F9WBZ9d5ayqdt+UE6HjxeQtnXzkQgrWHKMqJfdEcwjitYCN
 CNTpGdJGxoi7JjbJczPcG3bglJPpOPwbOdu7MTMvom/o4DhR8jrxjtv69k8Kt8ZH
 WSHsS/740psJFnRf9nY82DHEY1Hy27V/5xtLOjvV2C2nR/Z0KUDIR6/lWnpuWUyU
 is/pTbTFGOqQ6xtxnfIFgSx6aYRgbR1chljBzalPKtzuNLipyAKNePRBELYo9hko
 y+M7HtAQ
 =ZNmq
 -----END PGP SIGNATURE-----

Merge tag '6.4-rc2-ksmbd-server-fixes' of git://git.samba.org/ksmbd

Pull ksmbd server fixes from Steve French:

 - two fixes for incorrect SMB3 message validation (one for client which
   uses 8 byte padding, and one for empty bcc)

 - two fixes for out of bounds bugs: one for username offset checks (in
   session setup) and the other for create context name length checks in
   open requests

* tag '6.4-rc2-ksmbd-server-fixes' of git://git.samba.org/ksmbd:
  ksmbd: smb2: Allow messages padded to 8byte boundary
  ksmbd: allocate one more byte for implied bcc[0]
  ksmbd: fix wrong UserName check in session_user
  ksmbd: fix global-out-of-bounds in smb2_find_context_vals
2023-05-21 10:55:31 -07:00
Linus Torvalds
0c9dcf128e 2 smb3 client fixes, both related to deferred close, and also for stable
-----BEGIN PGP SIGNATURE-----
 
 iQGzBAABCgAdFiEE6fsu8pdIjtWE/DpLiiy9cAdyT1EFAmRpn+4ACgkQiiy9cAdy
 T1F07gv/dvtE23DaAsTtOsXMzc2fQ9jyQiexgUUMWjYWeWJS06r2o3QMWsSV86QT
 z645h6jYgUBeuWVFPF/h0WYjGn/C35Fy08SRuNSReNNahYbNh0A5fe+ic8AoA+f1
 LWQYOqRkAaZdcfuOP2Cg2OiNDswxLln4L0eTlJu7Hrdi/xUM5qa66VmFfvfVsu3/
 nUlV9KGV6lVoEJbD2Oy+9pfB/2ltgmauQqofXAh35BHSah8Q5U2E2QHHhyMwRBBc
 qSINxSoNDDyoW5sCXxzgBPH23lzlMNo0tHVRSqPMtLypzoehzwHmkFJVuGv2F82n
 Mj+pMD7As4d7/82IpmCMkhkOcUCRLa/d3gHqZMZVCFSXJ8tpTbRTBiiervJ3/94M
 IYfZiBuKy6z2mYdE8sW0zXCXzYE9+iAgySER5Ey2IXlbCSN7N81lV2KE8E4jjKhM
 Qoe5DL/AGSjDW0RFSOC7PPRpOqpc//PV2JpPmoYodV1i1nWq5dC1DhQcbXjg/r7c
 0fABdS0y
 =hi0y
 -----END PGP SIGNATURE-----

Merge tag '6.4-rc2-smb3-client-fixes' of git://git.samba.org/sfrench/cifs-2.6

Pull cifs client fixes from Steve French:
 "Two smb3 client fixes, both related to deferred close, and also for
  stable:

   - send close for deferred handles before not after lease break
     response to avoid possible sharing violations

   - check all opens on an inode (looking for deferred handles) when
     lease break is returned not just the handle the lease break came in
     on"

* tag '6.4-rc2-smb3-client-fixes' of git://git.samba.org/sfrench/cifs-2.6:
  SMB3: drop reference to cfile before sending oplock break
  SMB3: Close all deferred handles of inode in case of handle lease break
2023-05-21 10:20:58 -07:00
Mingwei Zhang
b9846a698c KVM: VMX: add MSR_IA32_TSX_CTRL into msrs_to_save
Add MSR_IA32_TSX_CTRL into msrs_to_save[] to explicitly tell userspace to
save/restore the register value during migration. Missing this may cause
userspace that relies on KVM ioctl(KVM_GET_MSR_INDEX_LIST) fail to port the
value to the target VM.

In addition, there is no need to add MSR_IA32_TSX_CTRL when
ARCH_CAP_TSX_CTRL_MSR is not supported in kvm_get_arch_capabilities(). So
add the checking in kvm_probe_msr_to_save().

Fixes: c11f83e062 ("KVM: vmx: implement MSR_IA32_TSX_CTRL disable RTM functionality")
Reported-by: Jim Mattson <jmattson@google.com>
Signed-off-by: Mingwei Zhang <mizhang@google.com>
Reviewed-by: Xiaoyao Li <xiaoyao.li@intel.com>
Reviewed-by: Jim Mattson <jmattson@google.com>
Message-Id: <20230509032348.1153070-1-mizhang@google.com>
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
2023-05-21 04:05:51 -04:00
Sean Christopherson
275a87244e KVM: x86: Don't adjust guest's CPUID.0x12.1 (allowed SGX enclave XFRM)
Drop KVM's manipulation of guest's CPUID.0x12.1 ECX and EDX, i.e. the
allowed XFRM of SGX enclaves, now that KVM explicitly checks the guest's
allowed XCR0 when emulating ECREATE.

Note, this could theoretically break a setup where userspace advertises
a "bad" XFRM and relies on KVM to provide a sane CPUID model, but QEMU
is the only known user of KVM SGX, and QEMU explicitly sets the SGX CPUID
XFRM subleaf based on the guest's XCR0.

Reviewed-by: Kai Huang <kai.huang@intel.com>
Tested-by: Kai Huang <kai.huang@intel.com>
Signed-off-by: Sean Christopherson <seanjc@google.com>
Message-Id: <20230503160838.3412617-3-seanjc@google.com>
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
2023-05-21 04:05:51 -04:00
Sean Christopherson
ad45413d22 KVM: VMX: Don't rely _only_ on CPUID to enforce XCR0 restrictions for ECREATE
Explicitly check the vCPU's supported XCR0 when determining whether or not
the XFRM for ECREATE is valid.  Checking CPUID works because KVM updates
guest CPUID.0x12.1 to restrict the leaf to a subset of the guest's allowed
XCR0, but that is rather subtle and KVM should not modify guest CPUID
except for modeling true runtime behavior (allowed XFRM is most definitely
not "runtime" behavior).

Reviewed-by: Kai Huang <kai.huang@intel.com>
Tested-by: Kai Huang <kai.huang@intel.com>
Signed-off-by: Sean Christopherson <seanjc@google.com>
Message-Id: <20230503160838.3412617-2-seanjc@google.com>
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
2023-05-21 04:05:51 -04:00
Helge Deller
d9a45969ab fbdev: stifb: Whitespace cleanups
Missed whitespace cleanups in stifb.

Fixes: 8000425739 ("fbdev: stifb: Remove trailing whitespaces")
Signed-off-by: Helge Deller <deller@gmx.de>
2023-05-20 22:48:46 +02:00