Commit graph

1,043,985 commits

Author SHA1 Message Date
Arnd Bergmann
9271fccb00 Qualcomm DTS more changes for v5.16
The multi-purpose-pin (MPP) driver is finally migrated to use
 hierarchical IRQ domains, so this bring the associated changes.
 
 The remainder of the changes are correcting binding issues, primarily
 found through DT validation.
 -----BEGIN PGP SIGNATURE-----
 
 iQJPBAABCAA5FiEEBd4DzF816k8JZtUlCx85Pw2ZrcUFAmF4CXAbHGJqb3JuLmFu
 ZGVyc3NvbkBsaW5hcm8ub3JnAAoJEAsfOT8Nma3FPqIP/RPVvP+G1L2Kb4Jn+b3K
 lwsUDKqQL185Mu/xAuv9vszXIglbCJ3fNSTqk479rCG+jgyP9eVz3uba2m6uiYPy
 tKG9W4o/E7uG6RD8A8QjBWsFnv5TvnDiwdWRj8hZiFpRntLV+dt6PgLGI6s6mEij
 RpbTLqUoNsI2gxRmTs8sV7L6tXHTPDqhSeJKnAKk6xsclm1gdHtPOGMY881fAgCj
 dkh0YhXQTCMN1EG3UTAHcrpy+qSPzfV75OMGk6IeIae8XreyjeT1Kdq33psbelFb
 dDvdWjvXMgMN2fWzIHL9iqLKyvA5yQAJ7cFTIoKJMnfUCCaO/d72GC9qsQIr0477
 KwtMJsJmX2kKGCejpWCDud0jquVczFQcX6b4tUlgFUdncWR8WKdHQ29y6bQ/8CKR
 zlRpvOuwhI6ndGuh1uaSt0ZVwPh+eRLi+C7Q/MsiAGyfepcPyxRw15y/8WolUT/W
 HBaMsjy0pBQmKO5VgtN9GJOwcUKHmmvfUp4Ca796/C5RqIRqaI63cypjRm1xQgJn
 WbwYC8Hap6Z2fMsEpNeLq0GHyMjN0fiPnllNL2JT0G6ophvRDYr6d61ZoMeaC5n7
 evnpe6dlPY6+X1JDg8VQTQ2sF7sevVJVxDj3sKCP+9lboK5SkeXuRySFMojeE5U0
 kdFq9kqB7G5UewfgWZolSbAr
 =y90Y
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmF4KWoACgkQmmx57+YA
 GNlZbA//V1yJHScwHplELFfXxcYbGsk/JE7F9S22bjFXsKP8UEG+YICE5xG64IeY
 gpIjI2ZmXv6udblUCQUjn1h2VMDFuGxg5b8TopSZTJZJkD50h8dKP8xEfYjSaQYC
 /beNQJwfNLtIhNr8pX7dV/JOwH+Htty9Gts0mVn8UsK7CJDuYlRA85TomFOq/RII
 IRDuiDR2iASGqLd/s2uITtuTmBn2TD6jsxqfbAxcGD+lf9nQpqFiJJ1P96Pij2x+
 WxEzjrVznQgs/hQkY8RMMJhERehSA4l5MbUz6c5PdgxX3Ig5drfyUKuLDpVWqCGP
 bqKuMvw738LTZilTPbx6TaUcUe4p42D+4Sml7bL2N/hvTUwbjHKpXZTmAxvMy6D/
 6ouMvv/bMTtK0ISlpYWbBhGvmAV/ED9yPes26AiQSzkjbSHGoye8jBEzeBL/Rq9U
 OpkTwwUdERnomXL5KyTE2etZA0ssHoqFasJmuihmKAuqSpDE0cSUoARKxxkALzt3
 15gVRTHZD28HLqaR98H3MCefp2MK+xMH1FB7nGBBP07IuTB50mJOkDzD5qHL5KFb
 gMXkOulZRYdRSXGq1mpFrkpDjkZSTcvlIDLYl2iVmUGAKUgGTw3FU+FvWCJaoTTk
 5dQYL5vZTLbsMAijK2SzejpCxjh3P+R28VuBcTTpbwjfJcLH25E=
 =ZbB+
 -----END PGP SIGNATURE-----

Merge tag 'qcom-dts-for-5.16-2' of git://git.kernel.org/pub/scm/linux/kernel/git/qcom/linux into arm/dt

Qualcomm DTS more changes for v5.16

The multi-purpose-pin (MPP) driver is finally migrated to use
hierarchical IRQ domains, so this bring the associated changes.

The remainder of the changes are correcting binding issues, primarily
found through DT validation.

* tag 'qcom-dts-for-5.16-2' of git://git.kernel.org/pub/scm/linux/kernel/git/qcom/linux: (26 commits)
  ARM: dts: qcom: fix typo in IPQ8064 thermal-sensor node
  ARM: dts: qcom: fix thermal zones naming
  ARM: dts: qcom: fix flash node naming for RB3011
  ARM: dts: qcom: correct mmc node naming
  ARM: dts: qcom: fix memory and mdio nodes naming for RB3011
  dt-bindings: arm: qcom: Fix Nexus 4 vendor prefix
  ARM: dts: ipq4019-ap.dk01.1-c1: add device compatible in the dts
  dt-bindings: arm: qcom-ipq4019: add missing device compatible
  ARM: dts: qcom: apq8026-lg-lenok: rename board vendor
  dt-bindings: arm: qcom: rename vendor of apq8026-lenok
  ARM: dts: qcom: sdx55: Drop '#clock-cells' from QMP PHY node
  ARM: dts: qcom: mdm9615: fix memory node for Sierra Wireless WP8548
  ARM: dts: qcom-pma8084: add interrupt controller properties
  ARM: dts: qcom-pm8941: add interrupt controller properties
  ARM: dts: qcom-pm8841: add interrupt controller properties
  ARM: dts: qcom-msm8660: add interrupt controller properties
  ARM: dts: qcom-mdm9615: add interrupt controller properties
  ARM: dts: qcom-apq8064: add interrupt controller properties
  ARM: dts: qcom-apq8060-dragonboard: fix mpps state names
  ARM: dts: qcom-mdm9615: add gpio-ranges to mpps node, fix its name
  ...

Link: https://lore.kernel.org/r/20211026135855.1205262-1-bjorn.andersson@linaro.org
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2021-10-26 18:14:34 +02:00
Arnd Bergmann
f253fb365e Samsung DTS ARM64 changes for v5.16, part two
1. Add chassis-type property.
 2. Add ChipID node to ExynosAutov9 DTSI.
 -----BEGIN PGP SIGNATURE-----
 
 iQJEBAABCgAuFiEE3dJiKD0RGyM7briowTdm5oaLg9cFAmF3zK8QHGtyemtAa2Vy
 bmVsLm9yZwAKCRDBN2bmhouD142wD/0Vli9+cSeu5p4GMqEHUJpqFmX18njwygBQ
 xGRIzgZrt/j0L0NfoiGUCpEbOVCuEW1h2+xYcw+yQAGvKgGVVI8ZTmrbWym/PDRt
 vLmFS4gOrF9+PmQahtDi7PjRiirzjROcVBqFAdQZWfCoWWJ8q1gdzkC2u0qq8ZBK
 NHARHL2a77DJqQ10NzCklhKxgLD13K2/JucG/j4qblZ4kCF0QwncoZ+cDyJsKpew
 uStSzwmMWlOS88S2ZtYPpCM1p2Hon1QdQHkb8Qa6ZUyT7jUF8XX3Ha+KO//cw8ig
 EZtaa6Wh30hyVPiETi9z/TNFpJm8fSUiwtkICY7As7wDsynfIwdFiTggKwvjJ0CF
 r0I/Q3/vopgcwzode02LLNJ/Oe/IgaVORSmDarY2susjglnmcPcC8G+LHJwCGHhT
 drQNaIeX7PR+kufB7JgMUzhMHDmfn+VWfNBgb6w4a2xcRxcgWa0+uz53enBl1Hu4
 zkXd0uSXQMeW6aijjm+ghJO0J1qPxUyVtn9Fia8dIgCZ/iBVHCH/3mw350Q4ObG1
 JSsAb45lS1I6YvvGNY5Dk6J67tB7b7XLgtnJqiAS1ToWXBT925EH8PnwM+a0qVCv
 9W37rr7kuQdelvfcN1O61qGGRCAIKyuYBtztxTUjEKwejO6fL0sPrERoJpy5+Rl6
 Rn9KZItYxg==
 =Q04S
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmF4KV4ACgkQmmx57+YA
 GNlaVBAApFaM4FouP5Ve6fmWegTCmwdmy9gdf3QlTWNMKw+gn4L1ad6Uf1ZbhSHW
 wiyv5p80Jq59KG9qQwVsbl3imLT8lRZdPRsMtmyq9DK2G+SNlSvdH4xG1f6lkwrw
 zne50smmguYYUpgdiB994KVec2YqVQKovpnSob8Coxjd/Bnxv4A1nuoAmMvS65CC
 BxZjxLDcfy1XkZo+SK2Ju0D5+PtJPZsluFMKz9VHvWyNnMvoZmiOMda7/q//pwix
 U0GzTK+9CZCCguSEF9TNf572FB4vuIAt23WdnvxIojh5yVaQuYT4bVotPH4+95xn
 z/5JfAI3zW3NAmE2a3ZmbLJLgJZfNUbWjln7NUcKzgFEXdonDpMQgKhXBGZwohAW
 EoZiS9ddQeNTpx/MyY2alEcgv2fq+iWneSvudQFSaG+7pvOFJLRRa/kK6ETh6wdF
 6bv56APOoeEpJ4JBHH7Px8VQkda2beOYkFWbUo/mYIc7gcsDrd9dkx5mKS9HqH53
 JJeqpq/GT1ytVvk7VM9oaeje+tjYELjy8uJkXVOXMr9WZ5LaRS+IxHzSxg6OSL6J
 ZLt8dcF1ZnFVcUiwZ/eJAZFCkUpy1gaHjRFhticZJQcqa3QdjDmpgWYixITS05Qh
 Yco08k2QvQ+NWzzRWKZt6GqN+B5pcb8T95eYQPd5JegAEMAocn8=
 =ah7o
 -----END PGP SIGNATURE-----

Merge tag 'samsung-dt64-5.16-2' of git://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux into arm/dt

Samsung DTS ARM64 changes for v5.16, part two

1. Add chassis-type property.
2. Add ChipID node to ExynosAutov9 DTSI.

* tag 'samsung-dt64-5.16-2' of git://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux:
  arm64: dts: exynos: add chipid node for exynosautov9 SoC
  arm64: dts: exynos: add 'chassis-type' property

Link: https://lore.kernel.org/r/20211026094709.75692-4-krzysztof.kozlowski@canonical.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2021-10-26 18:14:22 +02:00
Arnd Bergmann
86dd979568 Samsung DTS ARM changes for v5.16, part two
Add chassis-type property.
 -----BEGIN PGP SIGNATURE-----
 
 iQJEBAABCgAuFiEE3dJiKD0RGyM7briowTdm5oaLg9cFAmF3zNcQHGtyemtAa2Vy
 bmVsLm9yZwAKCRDBN2bmhouD19kND/0YeBwaXepfSPJ/ElQ11jlGW7D0ckW8W6DC
 7vbH0ypFJ0iPkPn45+F/PXl1ibslxkbPZZcG+Vk+EQ3DqRDLJioz4KI6Pty0F+wX
 cJWXvIN/rheZiF1lX7DWNdfIlJkDDAQH4OcpVqM6mv/R/H3s2DFoGTQZcq4CVXEY
 MTvzlxFNwPHxFsa6SCHehl2bxRyS9kIp8/lrfqTvCQF34Dfa5RcbVKFJWbQul81i
 wuq3KyzQkycx/7T11fmpTAZbE44so3P8LflQsnXl853OtOJ2bCERGmOmSSZvoMOM
 TdqTXAulPkKDCY02ggMPKsp6UH8aE4Uhg30yPnvwhOqF7DZqBD9uNIHj/4h0pbmn
 QHg6i77pBsV+xu+hCaiPqU5EiNTzEqhGJXmrBsfuWi+C7+0ckNI4xVBV0MkMnMVf
 3FoZAIQpTa2pVXZlabtOQ+AVfm7DxPhdIhOK2bHSVgCgnBntaS41rU6hds1I70zG
 Dvlq6G1p/KUROlmOgZcu4Ou786dkf43Zi8L7RaAYoWhT3AaSWSaj1TTYu3YzsCAl
 H1NYLelfrupt7tWq6Mv8WlqZL3WTNqLyO+GCgDtJoK/Lfsn/lolt+eERRxbI7bpK
 xKg+KNgnPJkN+0A220GZ5jWdv9E2kNHlCgKyYTCBSWfJQblFGbOFzmk/m5aR2/LD
 7kKowhubDA==
 =5RG8
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmF4HSIACgkQmmx57+YA
 GNl+lRAAi5wdKcN5OFnLt7POBAQaDcBAxqX5pUdvNZPa/wi18GFHmnsGjX3zT+sa
 1x+BA9UB8s06z2QHJ0vwH9ACaWqUU+05TWWRL0yZdr0uOdv0UqJTeysQLWvAK8sh
 LBuUBtCtJEEn1Xj9ikywZKlOeRZnoS+y5Ej6qpm/ZZ+Nc2ZC/keSOHmxURYu8s4C
 c4CxJQ/AmMC8eyLo6D3QLBtSYngqcpmovQr84FFVpageA072g28uYW//t5TU2ctS
 ZoRUwjLdnKfp+poEzFw8gdnQnCaqtYgUtiSqFJHwgk9oUOKcU5GdWnSPml8mnhGC
 omRHpiEIt5J0oqjxI9YjeClHQW5wVEk2PWOoNl4STVmdmU/dsPRGwl9Z/HUn5Mtb
 7tDjyMoH+mWP4DNyHO5yVxMFQhL6ZS5L2C8XV1pxdyPXW2yqx5DA2kmBfUHUqHHe
 3hM9KOkRqh1bs01Lydf+KMHlAr3wIi+dFvkSz1DP/L+LRgcJwLU/DKqa7CrrzfqN
 wzk+3pNrVu+7SB94WC+FmEuZRcBupuvGugy3vJmVNqdK9HI3ixkAz8fauWvWQAPC
 XfRQnSVZGL6P4tVyEkW2FoqgebXtPS89nx3i41guPrlNvtOjzsD1VPhfFFMVgFEE
 DIy0XvzqB4PWOX2uIfahENDgE/yfdbMkd0Q7FOqrcBxUINs4WJU=
 =kl6p
 -----END PGP SIGNATURE-----

Merge tag 'samsung-dt-5.16-2' of git://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux into arm/dt

Samsung DTS ARM changes for v5.16, part two

Add chassis-type property.

* tag 'samsung-dt-5.16-2' of git://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux:
  ARM: dts: s5pv210: add 'chassis-type' property
  ARM: dts: exynos: add 'chassis-type' property

Link: https://lore.kernel.org/r/20211026094709.75692-3-krzysztof.kozlowski@canonical.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2021-10-26 17:22:10 +02:00
Arnd Bergmann
2ec492731a AT91 DT #2 for 5.16:
- Add DT nodes for TCB and RTC blocks on SAMA7G5
 - Add TCB0 for clocksource and clockevent functionality fallback only in
   case PIT64B will fail to probe and as a testbed for this feature on
   the Evaluation Kit.
 -----BEGIN PGP SIGNATURE-----
 
 iHUEABYIAB0WIQQ5TRCVIBiyi/S+BG4fOrpwrNPNDAUCYXbbIgAKCRAfOrpwrNPN
 DP+LAQDaz1XM5X4rKy5epgcUu9DYEB8327Qat11UsvYIdKV6cQEA/Pgf4fTBe6fe
 rJWvUXK0cNbR9DJeg4ZQe0r3ZFhdJA4=
 =NCJT
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmF4HPkACgkQmmx57+YA
 GNl2zw//bvyuB0IxGzDr5nLhsQtIN2rf0D74w+xGIosIrhftMu6N8FA6v0PFhtww
 IhhoHT75W7P0PzbTWnAVpi89UX01puTifULV64ec9HZmTMLfj9iGhZXNRfNexVGv
 aMbU75Mz1eFXsLq1UzK6TDdzNfVW3+YnP8kO2sjjoqVkI85yROO2fQwwO4qV2AWP
 nrn7A81585dgZZysRnD6pI5QXGshlvR5lx0kWrzFmcsxDkAA24jd8OMwDBHbA8Zh
 CsvtPtvWaSb/zYI3PZXrq9UxLR+VLSNpria/Br3fX9xwGdFEBCPqPFSV+nAurZ7F
 qUYtEiMdsMOUApeuPNFINzBBs/+ck7zspRKrDfBXNFf0Rzta6iesf4Ul9791x7iN
 5xfV4Kq4QkEUsw5QgYq77jcFhDFai+tdb3V2KAxKt2otDfD6GmlVWJEPqe0lgxWk
 0si5htbdd51kucZ9e+U/AeMd+MUA0b7QFnqTQY22VqDjQyS/Jz09UXAuLzzFOckE
 5ynrjTzvNYfB5v8LadM+zJZ1SNuNTfJb/jxDqPVH5Ab3+LZffc/NUBnoFTWiA/q1
 J+uEm773wycPDTiyTjgsdJPVQig6xvDdurxqukjq46y94KsmSktlha8F6JSdnzGJ
 tQ1oS9KPzcgOnKEHg6P5G201kfz12xrSLFxo0E/+qjmBMt9Tm08=
 =0nEh
 -----END PGP SIGNATURE-----

Merge tag 'at91-dt-5.16-2' of git://git.kernel.org/pub/scm/linux/kernel/git/at91/linux into arm/dt

AT91 DT #2 for 5.16:

- Add DT nodes for TCB and RTC blocks on SAMA7G5
- Add TCB0 for clocksource and clockevent functionality fallback only in
  case PIT64B will fail to probe and as a testbed for this feature on
  the Evaluation Kit.

* tag 'at91-dt-5.16-2' of git://git.kernel.org/pub/scm/linux/kernel/git/at91/linux:
  ARM: dts: at91: sama7g5-ek: use blocks 0 and 1 of TCB0 as cs and ce
  ARM: dts: at91: sama7g5: add tcb nodes
  ARM: dts: at91: sama7g5: add rtc node

Link: https://lore.kernel.org/r/20211025163428.26285-1-nicolas.ferre@microchip.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2021-10-26 17:21:29 +02:00
Rob Herring
2d3de197a8
ARM: dts: arm: Update ICST clock nodes 'reg' and node names
Add a 'reg' entry for ICST clock nodes on the Arm Ltd platforms. The 'reg'
entry is the VCO register address. With this, the node name can be updated
to use a generic node name, 'clock-controller', and a unit-address.

Signed-off-by: Rob Herring <robh@kernel.org>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Cc: Linus Walleij <linus.walleij@linaro.org>
Cc: linux-arm-kernel@lists.infradead.org
Link: https://lore.kernel.org/r/20211024232239.211822-1-linus.walleij@linaro.org'
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2021-10-26 17:20:51 +02:00
Rob Herring
25b892b583
ARM: dts: arm: Update register-bit-led nodes 'reg' and node names
Add a 'reg' entry for register-bit-led nodes on the Arm Ltd platforms.
The 'reg' entry is the LED control register address. With this, the node
name can be updated to use a generic node name, 'led', and a
unit-address.

Signed-off-by: Rob Herring <robh@kernel.org>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Cc: Linus Walleij <linus.walleij@linaro.org>
Cc: Liviu Dudau <liviu.dudau@arm.com>
Cc: Sudeep Holla <sudeep.holla@arm.com>
Cc: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
Cc: linux-arm-kernel@lists.infradead.org
Link: https://lore.kernel.org/r/20211024232003.211484-1-linus.walleij@linaro.org'
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2021-10-26 17:20:41 +02:00
Chanho Park
b2f217cc7f arm64: dts: exynos: add chipid node for exynosautov9 SoC
It can be compatible with exynos850's chipid. The SoC has eight chipid
registers that can be used for OTP.

Cc: Sam Protsenko <semen.protsenko@linaro.org>
Signed-off-by: Chanho Park <chanho61.park@samsung.com>
Link: https://lore.kernel.org/r/20211021012017.158919-3-chanho61.park@samsung.com
Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@canonical.com>
2021-10-26 09:17:42 +02:00
David Heidelberg
036e6c9f03 ARM: dts: qcom: fix typo in IPQ8064 thermal-sensor node
I added the missing dash inside the thermal-sensor-cells.

Signed-off-by: David Heidelberg <david@ixit.cz>
Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
Link: https://lore.kernel.org/r/20211020203723.233578-1-david@ixit.cz
2021-10-24 18:45:29 -05:00
David Heidelberg
88542b1d37 ARM: dts: qcom: fix thermal zones naming
Rename thermal zones according to dt-schema.

Fix warnings like:
arch/arm/boot/dts/qcom-apq8064-cm-qs600.dt.yaml: thermal-zones: 'cpu-thermal0', 'cpu-thermal1', 'cpu-thermal2', 'cpu-thermal3' do not match any of the regexes: '^[a-zA-Z][a-zA-Z0-9\\-]{1,12}-thermal$', 'pinctrl-[0-9]+'
        From schema: Documentation/devicetree/bindings/thermal/thermal-zones.yaml

Signed-off-by: David Heidelberg <david@ixit.cz>
Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
Link: https://lore.kernel.org/r/20211020180002.195467-1-david@ixit.cz
2021-10-24 12:09:38 -05:00
David Heidelberg
cda0cea383 ARM: dts: qcom: fix flash node naming for RB3011
rename node to comply with dt-schema

Fix warning:
arch/arm/boot/dts/qcom-ipq8064-rb3011.dt.yaml: s25fl016k@0: $nodename:0: 's25fl016k@0' does not match '^flash(@.*)?$'
	From schema: Documentation/devicetree/bindings/mtd/jedec,spi-nor.yaml

Signed-off-by: David Heidelberg <david@ixit.cz>
Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
Link: https://lore.kernel.org/r/20211020204145.235050-1-david@ixit.cz
2021-10-23 23:40:12 -05:00
David Heidelberg
1cd1598613 ARM: dts: qcom: correct mmc node naming
MMC nodes has to be named mmc@ to comply with dt-bindings.

Fix warnings as:
arch/arm/boot/dts/qcom-msm8660-surf.dt.yaml: sdcc@12400000: $nodename:0: 'sdcc@12400000' does not match '^mmc(@.*)?$'
	From schema: Documentation/devicetree/bindings/mmc/arm,pl18x.yaml

Signed-off-by: David Heidelberg <david@ixit.cz>
Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
Link: https://lore.kernel.org/r/20211020201440.229196-1-david@ixit.cz
2021-10-23 23:38:45 -05:00
David Heidelberg
14a1f6c9d8 ARM: dts: qcom: fix memory and mdio nodes naming for RB3011
Fixes warnings regarding to memory and mdio nodes and
apply new naming following dt-schema.

Signed-off-by: David Heidelberg <david@ixit.cz>
Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
Link: https://lore.kernel.org/r/20211020214741.261509-1-david@ixit.cz
2021-10-23 23:38:08 -05:00
David Heidelberg
5ac80a76e6 dt-bindings: arm: qcom: Fix Nexus 4 vendor prefix
The Nexus 4 (mako) was accidentally described as a Asus device, while it's LG.

Fixes: 9304af37d0 ("dt-bindings: arm: qcom, add missing devices")
Signed-off-by: David Heidelberg <david@ixit.cz>
[bjorn: Updated commit message, per suggestion from Konrad Dybcio]
Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
Link: https://lore.kernel.org/r/20211020001327.37490-1-david@ixit.cz
2021-10-23 23:31:41 -05:00
David Heidelberg
661ffbd1c9 ARM: dts: ipq4019-ap.dk01.1-c1: add device compatible in the dts
Version dk01.1-c1 didn't have compatible specified, which was
causing dt-schema validation warnings.

Remove duplicated and useless board compatible from dtsi between board and device.

Signed-off-by: David Heidelberg <david@ixit.cz>
Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
Link: https://lore.kernel.org/r/20211009193102.76852-2-david@ixit.cz
2021-10-23 23:15:43 -05:00
David Heidelberg
3f38ac6fc2 dt-bindings: arm: qcom-ipq4019: add missing device compatible
One board version (dk01.1-c1) didn't have set device compatible,
so let's list it.

Signed-off-by: David Heidelberg <david@ixit.cz>
Acked-by: Rob Herring <robh@kernel.org>
Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
Link: https://lore.kernel.org/r/20211009193102.76852-1-david@ixit.cz
2021-10-23 23:15:43 -05:00
Luca Weiss
22b3223896 ARM: dts: qcom: apq8026-lg-lenok: rename board vendor
In order to avoid having prefixes for multiple internal divisions of LG
use the "lg" prefix instead of "lge".

Fixes: ad3f04b7be ("ARM: dts: qcom: Add support for LG G Watch R")
Signed-off-by: Luca Weiss <luca@z3ntu.xyz>
Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
Link: https://lore.kernel.org/r/20210928203815.77175-2-luca@z3ntu.xyz
2021-10-23 23:03:41 -05:00
Luca Weiss
5e4aac2caf dt-bindings: arm: qcom: rename vendor of apq8026-lenok
In order to avoid having prefixes for multiple internal divisions of LG
use the "lg" prefix instead of "lge".

Fixes: 21f3cbf693 ("dt-bindings: arm: qcom: Document APQ8026 SoC binding")
Signed-off-by: Luca Weiss <luca@z3ntu.xyz>
Acked-by: David Heidelberg <david@ixit.cz>
Acked-by: Rob Herring <robh@kernel.org>
Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
Link: https://lore.kernel.org/r/20210928203815.77175-1-luca@z3ntu.xyz
2021-10-23 23:03:41 -05:00
Shawn Guo
c50934a936 ARM: dts: qcom: sdx55: Drop '#clock-cells' from QMP PHY node
'#clock-cells' is a required property of QMP PHY child node, not itself.
Drop it to fix the dtbs_check warnings below.

qcom-sdx55-t55.dt.yaml: phy@ff6000: '#clock-cells' does not match any of the regexes: '^phy@[0-9a-f]+$', 'pinctrl-[0-9]+'
qcom-sdx55-mtp.dt.yaml: phy@ff6000: '#clock-cells' does not match any of the regexes: '^phy@[0-9a-f]+$', 'pinctrl-[0-9]+'
qcom-sdx55-telit-fn980-tlb.dt.yaml: phy@ff6000: '#clock-cells' does not match any of the regexes: '^phy@[0-9a-f]+$', 'pinctrl-[0-9]+'

Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
Link: https://lore.kernel.org/r/20210929034253.24570-11-shawn.guo@linaro.org
2021-10-23 22:56:36 -05:00
David Heidelberg
ce0295a555 ARM: dts: qcom: mdm9615: fix memory node for Sierra Wireless WP8548
Specify unit address for the memory node, to match the reg.

Signed-off-by: David Heidelberg <david@ixit.cz>
[bjorn: Rewrote commit message]
Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
Link: https://lore.kernel.org/r/20211020234431.298310-1-david@ixit.cz
2021-10-23 22:09:45 -05:00
Arnd Bergmann
eb425d57a8 ASPEED device tree updates for 5.16, round 2
- New machines:
 
   * Inventec Transformers, an x86 family server with an AST2600 BMC
 
  - Updates to the Everest and Rainier sensors, gpios and KCS devices
 
  - New UART routing device tree description
 -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCAAdFiEE+nHMAt9PCBDH63wBa3ZZB4FHcJ4FAmFxCxcACgkQa3ZZB4FH
 cJ5vFhAAk77/341UqI6cBNBz42usLZCj3fYiYXYAqy/6ByqHiJinpi3SlWq/w2N0
 9NlGvq75o570deKFFjT2ExVCMttrr6m2Q/67T/rNZOwVgr1xh92x+lfoRFMOQO/+
 BZawJ7HBC0p8xq0v6BNZ8O1+XvTr8m2dIflTsNlsjhle30DBTmULiFgI34ycUiRD
 sMTMnuySYuVq8aQVSKjucVfWawAdUREGsjSae2xhg4jUTtMDvaJQ7qQlnaJRCOzv
 kGjc3NynKFATtQdWhFTu8wkwE/leXqoEJn6rap8ioG0ldPfSWn5nBPb98/GW5OnN
 AK2PLzKohkF81irp+xP9M5l+XAKH28MgtCUENdO1JWUGd25he6L2G8Rw4+l9O2Cn
 AkmTqH4r2QT2vran5PUY4xSEuhV58neWEkWnnfySldwhBrGhnXbj0CBCs5yZDC+S
 g4TV5rGMpckIJVX4anthByvxD4R166AWfa779Y0BKKMbEu6KxW3Sj4M0PJSeUOzf
 rvy+vcGRoSbQPLvHR44Pysdiyx3QFloH4YOF/WWBCb7mi04e0WpPqG1Cz2bIyoJo
 WkqgaJswFUvKSudfqYS1JLE3xaFDAlK0BIZfVjakZSR/Y3MWwdyc7mgLuWNpFhdU
 S/LLZN4MxQZ39+wN19tyyZ4ifkcC5IX9DEmSeMzKHlAZsd7Qgqw=
 =2BHB
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmFzGLoACgkQmmx57+YA
 GNmq+RAAnitEmHBFIEM1YrLxw41mYwO4UD4Tq7O/1jkiPVrtOB91HBrp/sjaGITA
 B9ZhiySuuIC7QNdQHTDvYLuLKo4DH+WZajc7CnJTwcR8dY8JNYhaImVJet6Dyrch
 unKeyzWvb1eUqttXM5Gyxr4f4TX6LsH5osEj0f7rsErhIn8G6alFUuS4oe8ipS7M
 mYjUrrHxLQ5+c3bSNyEL6fT1g6iwirLwXQETQcZihyv4KVjLVLgt6AsFJj9fnTRT
 izcuRhpVhI/LJn8m/ItZvb/ciS0EgeA7YRh3SIfheiFvUL4/+xhh3aPQr5eK3N8e
 moZbASyR6d+nCsEFIqd38HD7C7g+TKDyRCdK1UrpQBqINBNpNHHVyO2BoExlQNCH
 52T50zErWMo1rmXrdEziUoygM3SQyO/0fJTZaZ7dA/ubis4AWTVM9YGzyKBGh0x3
 QwtWywwS+DJAcuwdiBtRL2VTZ3alflpzPqitZTZGSvU12dkH5aArZA5Yd6s19il7
 0j+JAahTneWwohmEd0VdVXMMnl00kTMxuzif5BxszRXy2Hir5slchyUJzrQ+iOVz
 OY/UiZCofNYbTbSaM3Di1xBEgyVGiTdmnSzfcFYM+CoqN15m+qYWs0jcIIrV8RFR
 /yYYCZ+wj7t4nvWUvRGguGjQbyVNeMOyers2ex8bXI3oF9dQziw=
 =1vjF
 -----END PGP SIGNATURE-----

Merge tag 'aspeed-5.16-devicetree-2' of git://git.kernel.org/pub/scm/linux/kernel/git/joel/bmc into arm/dt

ASPEED device tree updates for 5.16, round 2

 - New machines:

  * Inventec Transformers, an x86 family server with an AST2600 BMC

 - Updates to the Everest and Rainier sensors, gpios and KCS devices

 - New UART routing device tree description

* tag 'aspeed-5.16-devicetree-2' of git://git.kernel.org/pub/scm/linux/kernel/git/joel/bmc:
  ARM: dts: aspeed: Add uart routing to device tree
  ARM: dts: aspeed: rainier: Enable earlycon
  ARM: dts: aspeed: rainier: Add front panel LEDs
  ARM: dts: aspeed: rainier: Add 'factory-reset-toggle' as GPIOF6
  ARM: dts: aspeed: rainier: Remove PSU gpio-keys
  ARM: dts: aspeed: rainier: Remove gpio hog for GPIOP7
  ARM: dts: aspeed: rainier: Add eeprom on bus 12
  ARM: dts: aspeed: p10bmc: Enable KCS channel 2
  ARM: dts: aspeed: p10bmc: Use KCS 3 for MCTP binding
  ARM: dts: aspeed: Adding Inventec Transformers BMC
  ARM: dts: aspeed: everest: Fix bus 15 muxed eeproms
  ARM: dts: aspeed: everest: Add IBM Operation Panel I2C device
  ARM: dts: aspeed: everest: Add I2C switch on bus 8
  ARM: dts: aspeed: rainier and everest: Remove PCA gpio specification
  ARM: dts: aspeed: p10bmc: Fix ADC iio-hwmon battery node name

Link: https://lore.kernel.org/r/CACPK8Xd=eAMk-S3akhGgL4i_K190Nz9t=_CrdHQMJ+nbW172mg@mail.gmail.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2021-10-22 22:02:02 +02:00
Paweł Anikiel
8f0450c511
dts: socfpga: Add Mercury+ AA1 devicetree
Add support for the Mercury+ AA1 module for Arria 10 SoC FPGA.

Signed-off-by: Paweł Anikiel <pan@semihalf.com>
Signed-off-by: Joanna Brozek <jbrozek@antmicro.com>
Signed-off-by: Mariusz Glebocki <mglebocki@antmicro.com>
Signed-off-by: Tomasz Gorochowik <tgorochowik@antmicro.com>
Signed-off-by: Maciej Mikunda <mmikunda@antmicro.com>
Reviewed-by: Arnd Bergmann <arnd@arndb.de>
Link: https://lore.kernel.org/r/20211021151736.2096926-2-pan@semihalf.com'
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2021-10-22 17:32:34 +02:00
Rob Herring
5cbd84300b
ARM: dts: spear13xx: Drop malformed 'interrupt-map' on PCI nodes
The spear13xx PCI 'interrupt-map' property is not parse-able.
'#interrupt-cells' is missing and there are 3 #address-cells. Based on the
driver, the only supported interrupt is for MSI. Therefore, 'interrupt-map'
is not needed.

Signed-off-by: Rob Herring <robh@kernel.org>
Acked-by: Viresh Kumar <viresh.kumar@linaro.org>
Cc: Shiraz Hashim <shiraz.linux.kernel@gmail.com>
Cc: linux-arm-kernel@lists.infradead.org
Link: https://lore.kernel.org/r/20211022141156.2592221-1-robh@kernel.org'
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2021-10-22 17:26:39 +02:00
Claudiu Beznea
f3c0366411 ARM: dts: at91: sama7g5-ek: use blocks 0 and 1 of TCB0 as cs and ce
Use blocks 0 and 1 of TCB0 for clocksource and clockevent functionality.
PIT64B is already enabled on SAMA7G5 targets for this but TCB0 will be
used as a fallback only in case PIT64B will fail to probe.

Signed-off-by: Claudiu Beznea <claudiu.beznea@microchip.com>
Signed-off-by: Nicolas Ferre <nicolas.ferre@microchip.com>
Link: https://lore.kernel.org/r/20211020094656.3343242-4-claudiu.beznea@microchip.com
2021-10-21 13:45:16 +02:00
Claudiu Beznea
9430ff3438 ARM: dts: at91: sama7g5: add tcb nodes
Add TCB nodes.

Signed-off-by: Claudiu Beznea <claudiu.beznea@microchip.com>
Signed-off-by: Nicolas Ferre <nicolas.ferre@microchip.com>
Link: https://lore.kernel.org/r/20211020094656.3343242-3-claudiu.beznea@microchip.com
2021-10-21 13:45:16 +02:00
Eugen Hristev
e79c58975c ARM: dts: at91: sama7g5: add rtc node
Add RTC node.

Signed-off-by: Eugen Hristev <eugen.hristev@microchip.com>
[claudiu.beznea: add sama7g5 compatible as the IP has 2 extra registers
 compared with sam9x60]
Signed-off-by: Claudiu Beznea <claudiu.beznea@microchip.com>
Signed-off-by: Nicolas Ferre <nicolas.ferre@microchip.com>
Link: https://lore.kernel.org/r/20211020094656.3343242-2-claudiu.beznea@microchip.com
2021-10-21 13:45:05 +02:00
Chia-Wei Wang
f9241fe8b9 ARM: dts: aspeed: Add uart routing to device tree
Add LPC uart routing to the device tree for Aspeed SoCs.

Signed-off-by: Oskar Senft <osk@google.com>
Signed-off-by: Chia-Wei Wang <chiawei_wang@aspeedtech.com>
Tested-by: Lei YU <yulei.sh@bytedance.com>
Link: https://lore.kernel.org/r/20210927023053.6728-6-chiawei_wang@aspeedtech.com
Signed-off-by: Joel Stanley <joel@jms.id.au>
2021-10-21 16:59:53 +10:30
Joel Stanley
9d20948ffd ARM: dts: aspeed: rainier: Enable earlycon
Rainier was missed when enabling all of the other machines in
commit 239566b032 ("ARM: dts: aspeed: Set earlycon boot argument").

Signed-off-by: Joel Stanley <joel@jms.id.au>
2021-10-21 16:56:11 +10:30
Joel Stanley
e627d38421 ARM: dts: aspeed: rainier: Add front panel LEDs
These were meant to be part of commit 4fb27b3f91 ("ARM: dts: aspeed:
rainier: Add system LEDs") but went missing.

Signed-off-by: Joel Stanley <joel@jms.id.au>
2021-10-21 16:56:11 +10:30
Isaac Kurth
5698a9d9c9 ARM: dts: aspeed: rainier: Add 'factory-reset-toggle' as GPIOF6
The state of this GPIO determines whether a factory reset has been
requested. If a physical switch is used, it can be high or low. During boot,
the software checks and records the state of this switch. If it is different
than the previous recorded state, then the read-write portions of memory are
reformatted.

Signed-off-by: Isaac Kurth <isaac.kurth@ibm.com>
Reviewed-by: Adriana Kobylak <anoo@us.ibm.com>
Link: https://lore.kernel.org/r/20210714214741.1547052-1-blisaac91@gmail.com
Signed-off-by: Joel Stanley <joel@jms.id.au>
2021-10-21 16:56:11 +10:30
B. J. Wyman
1e3a92067b ARM: dts: aspeed: rainier: Remove PSU gpio-keys
Remove the gpio-keys entries for the power supply presence lines from
the Rainier device tree. The user space applications are going to change
from using libevdev to libgpiod.

Signed-off-by: B. J. Wyman <bjwyman@gmail.com>
Link: https://lore.kernel.org/r/20210623230401.3050076-1-bjwyman@gmail.com
Signed-off-by: Joel Stanley <joel@jms.id.au>
2021-10-21 16:56:11 +10:30
Eddie James
6d8097e340 ARM: dts: aspeed: rainier: Remove gpio hog for GPIOP7
Only the pass 1 Ingraham board (Rainier system) had a micro-controller
wired to GPIOP7 on ball Y23. Pass 2 boards have this ball wired to the
heartbeat LED, so remove the hog as this device tree supports pass 2.

Signed-off-by: Eddie James <eajames@linux.ibm.com>
Link: https://lore.kernel.org/r/20210915214738.34382-5-eajames@linux.ibm.com
Signed-off-by: Joel Stanley <joel@jms.id.au>
2021-10-21 16:56:11 +10:30
Eddie James
64fc9a95b4 ARM: dts: aspeed: rainier: Add eeprom on bus 12
The devicetree was missing an eeprom.

Signed-off-by: Eddie James <eajames@linux.ibm.com>
Link: https://lore.kernel.org/r/20210915214738.34382-4-eajames@linux.ibm.com
Signed-off-by: Joel Stanley <joel@jms.id.au>
2021-10-21 16:56:10 +10:30
Andrew Jeffery
59618b1c3b ARM: dts: aspeed: p10bmc: Enable KCS channel 2
Rainier uses KCS channel 2 as the source for the debug-trigger
application outlined at [1] and implemented at [2].

[1] https://github.com/openbmc/docs/blob/master/designs/bmc-service-failure-debug-and-recovery.md
[2] https://github.com/openbmc/debug-trigger

Signed-off-by: Andrew Jeffery <andrew@aj.id.au>
Link: https://lore.kernel.org/r/20210623033854.587464-8-andrew@aj.id.au
Signed-off-by: Joel Stanley <joel@jms.id.au>
2021-10-21 16:56:07 +10:30
Andrew Jeffery
d4efb68f17 ARM: dts: aspeed: p10bmc: Use KCS 3 for MCTP binding
The MCTP LPC driver was loaded by hacking up the compatible in the
devicetree node for KCS 4. With the introduction of the raw KCS driver
this hack is no-longer required. Use the regular compatible string for
KCS 4 and configure the appropriate SerIRQ.

The reset state of the status bits on KCS 4 is inappropriate for the
MCTP LPC binding. Switch to KCS 3 which has a different reset behaviour.

Signed-off-by: Andrew Jeffery <andrew@aj.id.au>
Signed-off-by: Joel Stanley <joel@jms.id.au>
2021-10-21 16:56:03 +10:30
Lin.TommySC 林世欽 TAO
2561b4f6ec ARM: dts: aspeed: Adding Inventec Transformers BMC
Initial introduction of Inventec Transformers x86 family equipped with
AST2600 BMC SoC.

Signed-off-by: Tommy Lin <Lin.TommySC@inventec.com>
Reviewed-by: Joel Stanley <joel@jms.id.au>
Link: https://lore.kernel.org/r/7d7b20575f994a3c9018223a3c5f198d@inventec.com
Signed-off-by: Joel Stanley <joel@jms.id.au>
2021-10-21 16:56:03 +10:30
Eddie James
a559f27a40 ARM: dts: aspeed: everest: Fix bus 15 muxed eeproms
The eeproms on bus 15 muxes were at the wrong addresses.

Signed-off-by: Eddie James <eajames@linux.ibm.com>
Reviewed-by: Joel Stanley <joel@jms.id.au>
Link: https://lore.kernel.org/r/20211020215321.33960-6-eajames@linux.ibm.com
Signed-off-by: Joel Stanley <joel@jms.id.au>
2021-10-21 16:56:02 +10:30
Eddie James
e175be2a71 ARM: dts: aspeed: everest: Add IBM Operation Panel I2C device
Set I2C bus 14 to multi-master mode and add the panel device that will
register the I2C controller as a slave device.
In addition, in early Everest systems, the panel device was behind an
I2C switch, which doesn't work for slave mode. Get it working (albeit
unreliably, since a master transaction might switch the switch at any
moment) by defaulting the switch channel to the one with the panel.

Signed-off-by: Eddie James <eajames@linux.ibm.com>
Reviewed-by: Joel Stanley <joel@jms.id.au>
Link: https://lore.kernel.org/r/20211020215321.33960-5-eajames@linux.ibm.com
Signed-off-by: Joel Stanley <joel@jms.id.au>
2021-10-21 16:56:02 +10:30
Eddie James
e80e70fb05 ARM: dts: aspeed: everest: Add I2C switch on bus 8
The switch controls two busses containing some VRMs.

Signed-off-by: Eddie James <eajames@linux.ibm.com>
Reviewed-by: Joel Stanley <joel@jms.id.au>
Link: https://lore.kernel.org/r/20211020215321.33960-4-eajames@linux.ibm.com
Signed-off-by: Joel Stanley <joel@jms.id.au>
2021-10-21 16:56:02 +10:30
Eddie James
4df227c407 ARM: dts: aspeed: rainier and everest: Remove PCA gpio specification
Specifying gpio nodes under PCA led controllers no longer does anything,
so remove those nodes in the device trees.

Signed-off-by: Eddie James <eajames@linux.ibm.com>
Reviewed-by: Joel Stanley <joel@jms.id.au>
Link: https://lore.kernel.org/r/20211020215321.33960-3-eajames@linux.ibm.com
Signed-off-by: Joel Stanley <joel@jms.id.au>
2021-10-21 16:56:02 +10:30
Eddie James
bf1914e2cf ARM: dts: aspeed: p10bmc: Fix ADC iio-hwmon battery node name
In keeping with previous systems, call the iio-hwmon bridge node
"iio-hwmon-battery" to distinguish it as the battery voltage
sensor.

Signed-off-by: Eddie James <eajames@linux.ibm.com>
Reviewed-by: Joel Stanley <joel@jms.id.au>
Link: https://lore.kernel.org/r/20211020215321.33960-2-eajames@linux.ibm.com
Signed-off-by: Joel Stanley <joel@jms.id.au>
2021-10-21 16:55:58 +10:30
Arnd Bergmann
9f2feb32c2 Changes for omap gpmc bindings and devicetree files for v5.16
A series of changes to update the gpmc related bindings to yaml
 format, and a few non-urgent dts fixes.
 -----BEGIN PGP SIGNATURE-----
 
 iQJFBAABCAAvFiEEkgNvrZJU/QSQYIcQG9Q+yVyrpXMFAmFkEDARHHRvbnlAYXRv
 bWlkZS5jb20ACgkQG9Q+yVyrpXPNag//aqw0TTX4QjiNCxlgbTd6bvdG//aZnwCL
 isZb8deQhY+X7F9RJNsbfPnmRftaH4Z3yvJ+58+wBSTrKW1BjosCUnbMVHFrkl1E
 BFLfpQG1lNhhED1aSz5KCvS6FjHKGzJv+dEIKtTA/V3CDNhPVjlmPakWn0vQslEY
 f9Q3g+mgH4tBmYtilVYRrRhFeIjYukmsC9Pu84/YYbjd12g9DiuG1QeKnlg+9ZgO
 0pH1Wo+RiAA2MScwAyk3hwJ5QWCFj0zqjoEx4rTo49f8m8I5de/eNXEMwT8EDQO2
 6vXzDl1l6Djsp3VWtQPT9Gp0iEk9j05sTNolvlm13eP7sF366Vga/NRbAnw4qFUa
 7DTxpzQijEVRe+0gpFvmqp6IMM67yMWIZ12klnnzd6qOgQepNgn00WsR/Xw4smJo
 CntrhvLMSVfUKIgT3g1kr4TfNkpAJngqMEYTvbKzx91jgECjcomPrtDnpcH0WlW7
 5nH5BAdtumledkJj+Shxwmv3X7jZI3pBFlWQ2tjNyj4Dmj1NV3dJG2FoLRrK7Nud
 v1wQNiGTBgasyBl8lKdqzEor9TvTraFVH0X+gug2OkFk4Qu7jH3poc3H3n2ZBdUF
 lU0d36mNcZBxJPWEosoAOk3E7qdZ+GPcoPGjHzakVYiY6CgICaYTo3OyTPiTXuBS
 efXF1MlH/zc=
 =2byI
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmFwh4kACgkQmmx57+YA
 GNlt7w/8DMlz/ZcYin4zyJz4F9QpLxNvvLtBlL7yrtFpScYRXegEVL0gNR3S+1pE
 +Jo5fL25NO6KaHa2n08ns6mNnUycnngBFlYLUwIlKnT+bshTql5uM90Gogjm4pG9
 KItIx5bJR2xE22NgfLYUX74CYCtrFKKucLdl8Fnfj/TYKg3yBIR1jmfg7gXSkiqw
 fopRFntlXMDkZR4mzlvuDzdzksqFXubYuEHDdsRlmXFfLGcuDq7QQFSk0G1Zf7XF
 JI1eHWZnHjPBr8NT8qR2XxBVHt9KMDvtz1XmXhP9csqdVbCyTC8JWl7Lt7Gdcw1t
 TTUnX97LyPa7T4K7if08U98yoSj5CyQsXyos1AScr5WWdhD5Y98Z6SM3EJeXto1a
 zFQMiGRRhGFo3OYOcsXVefelXhzHxLcgxaEl9/A/hcUYu/8Ns2VpYho6C1H/L1ek
 8to5d3R03jitywJbU2iv1AuyvFQqGobcsbdV0OrFWtIiIT4dzDIvmh7RcU14U95r
 oh9kcAC4GCoXPZjrBjr6oFlK+gWm6KByvsYi4IvXXUskMjd/p2NDHF+Gl+4v0HwE
 u12TvlNXbAe2GCBRXQ3HOVdafTRBqkFqYsDyncCHgSZxHqo8Lgm975vdDvljE6aF
 JFDawUeEhmlduhCArTcPD3zQ/NsxKXUKFpCj+0UxHm3MfuqwP5w=
 =mJMK
 -----END PGP SIGNATURE-----

Merge tag 'omap-for-v5.16/gpmc-signed' of git://git.kernel.org/pub/scm/linux/kernel/git/tmlind/linux-omap into arm/dt

Changes for omap gpmc bindings and devicetree files for v5.16

A series of changes to update the gpmc related bindings to yaml
format, and a few non-urgent dts fixes.

* tag 'omap-for-v5.16/gpmc-signed' of git://git.kernel.org/pub/scm/linux/kernel/git/tmlind/linux-omap:
  ARM: dts: omap: fix gpmc,mux-add-data type
  ARM: dts: omap: Fix boolean properties gpmc,cycle2cycle-{same|diff}csen
  dt-bindings: memory-controllers: ti,gpmc: Convert to yaml
  dt-bindings: mtd: ti,gpmc-onenand: Convert to yaml
  dt-bindings: mtd: ti,gpmc-nand: Convert to yaml
  dt-bindings: memory-controllers: Introduce ti,gpmc-child
  dt-bindings: net: Remove gpmc-eth.txt
  dt-bindings: mtd: Remove gpmc-nor.txt

Link: https://lore.kernel.org/r/pull-1634280279-284035@atomide.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2021-10-20 23:18:01 +02:00
Arnd Bergmann
06fab4a544
Merge branch 'mstar-dt-next' of https://github.com/linux-chenxing/linux into arm/dt
* 'mstar-dt-next' of https://github.com/linux-chenxing/linux:
  ARM: dts: mstar: Mark timer with arm,cpu-registers-not-fw-configured
  ARM: dts: mstar: Add rtc device node

Link: https://lore.kernel.org/r/20211020163010.3079-1-romain.perier@gmail.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2021-10-20 23:17:06 +02:00
Romain Perier
4ad12dd5a2 ARM: dts: mstar: Mark timer with arm,cpu-registers-not-fw-configured
The vendor u-boot does not configure the arch timer correctly on
MStar, let Linux do it.

Signed-off-by: Romain Perier <romain.perier@gmail.com>
Signed-off-by: Daniel Palmer <daniel@0x0f.com>
Link: https://lore.kernel.org/linux-arm-kernel/20210923170747.5786-2-romain.perier@gmail.com
2021-10-20 16:47:30 +02:00
Romain Perier
5e99934c42 ARM: dts: mstar: Add rtc device node
This adds the definition of the rtc device node. The RTC being able to
work with the oscillator at 12Mhz for now, it shares the same xtal than
the watchdog.

Signed-off-by: Romain Perier <romain.perier@gmail.com>
Signed-off-by: Daniel Palmer <daniel@0x0f.com>
Link: https://lore.kernel.org/all/20210823171613.18941-4-romain.perier@gmail.com
2021-10-20 16:47:23 +02:00
Arnd Bergmann
6375b90837 Merge tag 'arm-soc/for-5.15/devicetree' of https://github.com/Broadcom/stblinux into arm/dt
This is already in v5.15-rc5, but I'm adding it here as well to get
a clean build of the dts files.

* tag 'arm-soc/for-5.15/devicetree':
  ARM: dts: bcm2711-rpi-4-b: Fix usb's unit address
  ARM: dts: bcm2711-rpi-4-b: Fix pcie0's unit address formatting
  ARM: dts: bcm2711-rpi-4-b: fix sd_io_1v8_reg regulator states
  ARM: dts: bcm2711: fix MDIO #address- and #size-cells
  ARM: dts: bcm283x: Fix VEC address for BCM2711
2021-10-20 15:45:12 +02:00
Arnd Bergmann
fcd9d3469b Adapt gpio subnode names to match the yaml binding and removal
of the actually non-matching fallback-string for usb-phys
 on rk3066/rk3188 (most-specific compatible is and must always
 be used).
 -----BEGIN PGP SIGNATURE-----
 
 iQFEBAABCAAuFiEE7v+35S2Q1vLNA3Lx86Z5yZzRHYEFAmFv1y4QHGhlaWtvQHNu
 dGVjaC5kZQAKCRDzpnnJnNEdge5FB/9goi0XtyuwiVDSV9r0Ala7Q5+iMrUj0Qtv
 9Vzh28CUodSUVJqY0VTbGfzZeb1mpw/Mf6vt0JwatKcYe3wwl88+noca1JERYMST
 2iZDeCMF1sx++8/7fM0Dn1+1mOF7yZR7yoi4ybFDG4LHdJE6wNCkB48LVK5jDu7t
 NvkPYGtYJG3Qdfaezw/cwVel/h4EwCY5Mh4Pdn6MXKKVafKZpDo0nuI0MjCKz+Gd
 7cfSpP4QtwX78gles0IhwNXhvbvxPkrOulLDBCk/AEEvOWqNXKoDc3m66yCBBzsB
 3xrlDLnpNvSutFajKEcwpQCZJVrnp3dYbzhHOcC343sMLzoJm2yb
 =MOmw
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmFwG7MACgkQmmx57+YA
 GNmmyRAAjeLWN2hNqQrYuSKoaPbubst6JrdNl7D8ULAK0r0qXHBRz1VMsw/3lG5F
 Tcf8bUxooaoQvd6FKNdBJbKG15kKE8ku/WMr6ZXVe4oWmHWgSm4L/Kwd/gFuuTfp
 uF+/I9DlZ4omVIMmks3c/ylYL3El0DPSb4QkuaRfnZ8UWmIZNjE6ie+ZEwsYD3Sp
 Hyz7x1L0g0ZP93C8nAqNdKU7TYkWC6n7n7VdgeLUra4+1LveIkFUEBvDjWiqJsU/
 cZ8gBjyDs5rbpfPk3Z8Yxv97POj89XYg2JBsVF38+A8g+s8XyBarOipgnpxJlTVn
 mXM5bG8sYrXq3qXrU22ODQ71gIOc/S6amBWRBKLRiAISqr7vh3Y/boD2TFfJ8UPN
 97+gXvibHAU9/W+ak7WdS7GGcdtKTUPWmzpKDavZ3aZS6kkuv5iWIpS7cPnRPv/5
 cqExqGyFgnHLMGsApuSyjG7tYf3JiV4alLsU+dhNNOoWcqUKhCE/krtcMH/jB13D
 5y+F+WWo3GNR2HH4Ky0t/xNzU/HX5airKhuy5C1UW8YIOLl5+NWVVJ40Gg1x43eQ
 iCKVre9bfMQqEPTNu/naTtNVZc4j2wkjTh5GmziWn+/Xb2BtDurRwWwVuWvQjWxn
 sVAd3W0+Nih53vNkCFv+82AZbm5nY7GDiCtJipqt6fO97smaIZw=
 =rYMJ
 -----END PGP SIGNATURE-----

Merge tag 'v5.16-rockchip-dts32-2' of git://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip into arm/dt

Adapt gpio subnode names to match the yaml binding and removal
of the actually non-matching fallback-string for usb-phys
on rk3066/rk3188 (most-specific compatible is and must always
be used).

* tag 'v5.16-rockchip-dts32-2' of git://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip:
  ARM: dts: rockchip: remove usb-phy fallback string from rk3066a/rk3188
  ARM: dts: rockchip: change gpio nodenames

Link: https://lore.kernel.org/r/3630369.N7QejLDta5@phil
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2021-10-20 15:37:55 +02:00
Arnd Bergmann
40e7a3994c Idle-cooling information for rk3399, rk356x additions (tsadc resets,
i2s, spdif, pwm), rk3368 powerdomains, fixes to make gpio subnodes
 compliant with the new pinctrl yaml binding and addition of the
 chassis-type for the non-sbc devices.
 -----BEGIN PGP SIGNATURE-----
 
 iQFEBAABCAAuFiEE7v+35S2Q1vLNA3Lx86Z5yZzRHYEFAmFv1n4QHGhlaWtvQHNu
 dGVjaC5kZQAKCRDzpnnJnNEdgaWuB/4zghoZB6CEJqgAx29LCTDK/x0GSRcEEgzD
 2Tkh9IZ/ApK5ZaJ6GRB0455NEqn2VrYjPTobJz3sy/gVxRfJIzp8PU+FMdB00F4m
 PYeEPTNq1KMmhZ1NA7QVKmUdCpWWgoDtbZS1jdp6DyXF51UlKplx+HVq9UqtQcTg
 RQbibYm8jEAM5e5PIJLFxhlBO3Ook1LjQNtOcRlvb/0C81vT1LmWEgFqqCKsueVh
 s3sNF796pRr33OLWDFGoOjn7IhONC/s8EePjcZQ/fnmBPKe8It9E+glkDwAYYSs4
 gx7Tr8bCGqR084BCMREph0K5sftrgIt/7fghWM27Q0BFqJUQhjdj
 =9an1
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmFwG3cACgkQmmx57+YA
 GNlR+w//UN7oaUYwiz9wbMkNwa++TkbkHvbHZjVXTyxchC9nff6dkuiVqHqbcE2p
 dozTIblJZC5TNy90/pyNVIn6RcUfK505Uq8DsdGW0kwP2tmNkAMFOYiY5cEqygh/
 zHKp7HwrewdFi/PlsL4zw6F+aLFc2RnNa0fwJ3W8XxFbRHrGjbnxawZ1EbedraV7
 pF3NFbsNj9wW3XHFiD3gMWEjqUT/TBRl6AkKuGDNlJFR+CJkaEzxo1e4ygI4quYx
 qtTrrKbO5VvwbJVFE7XHNCphU16Tqm9AWgOrsJ1HKkBmLGpcaobNQd4n1l0cxjm9
 JrvVYF9CXhRSQMkIG3yR1mveQiUfjR7BjKqiZV6yQGOMUOHbocN74lcjLYHlgLCZ
 UnPDUUnOQHOrwDd2RypiFoydmviJ2UviBSd0SmEZZ461uYHllBxM/Rc/nUWk7OC9
 Cvm2/288+TbfRj/8Jd0I1Z9PW+wDKQsY2KYhxPvhNH1JUyw1+NyfnuAiurdkDlC9
 eyJvZPhchcZ9PvgezXSLRcKQNeYbTrWNNSvQZ5PjMu7/BJbFpMteVYALh1HiS7wE
 WDt2za7lBUINyUgirCapgHPlXrXOjFKDGMQ6Soz+xGsLFgm1jpIVwIo9au3jP6Uw
 JqEQq4oSrh5ljzMT9r8J+jNbB7lG0XgW/wJHRqpWCA6VMZwkEsk=
 =9Cbe
 -----END PGP SIGNATURE-----

Merge tag 'v5.16-rockchip-dts64-2' of git://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip into arm/dt

Idle-cooling information for rk3399, rk356x additions (tsadc resets,
i2s, spdif, pwm), rk3368 powerdomains, fixes to make gpio subnodes
compliant with the new pinctrl yaml binding and addition of the
chassis-type for the non-sbc devices.

* tag 'v5.16-rockchip-dts64-2' of git://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip:
  arm64: dts: rockchip: Add idle cooling devices to rk3399
  arm64: dts: rockchip: fix resets in tsadc node for rk356x
  arm64: dts: rockchip: Add analog audio on Quartz64
  arm64: dts: rockchip: Add i2s1 on rk356x
  arm64: dts: rockchip: change gpio nodenames
  arm64: dts: rockchip: add 'chassis-type' property
  arm64: dts: rockchip: add powerdomains to rk3368
  dt-bindings: arm: rockchip: add rk3368 compatible string to pmu.yaml
  arm64: dts: rockchip: enable spdif on Quartz64 A
  arm64: dts: rockchip: add spdif node to rk356x
  arm64: dts: rockchip: add pwm nodes for rk3568

Link: https://lore.kernel.org/r/4536780.s7XYDJ6uuW@phil
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2021-10-20 15:36:54 +02:00
Arnd Bergmann
7b27dc2769 Gemini changes for the v5.16 kernel cycle:
- Add device trees for Edimax NS2502 and SSI 1328
 
 - Consolidate PCI interrupts
 -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCAAdFiEElDRnuGcz/wPCXQWMQRCzN7AZXXMFAmFvZngACgkQQRCzN7AZ
 XXOBbQ/+PzHFvBVRwBTPPsuqBTrbl2MOn95/M6NTh7/aQ82KdHzZK9MtLkSrir5D
 wvxOdDk5uyupwNJNkV9dnAspVlzyOlA14dwXEDUbhvfrttwbBwunGeODh0DzpTxW
 ap7tPcucH0VCUJuQcZTfzlnCgWh85qQOP1WkROoVsHcO2tSy81m2/0usqNoLJWAw
 zAQXkGmM0iwwWUw5H3sZ3aS6ypXZLTL4TO/D3MStY/xwWDsYuzEEVTDztx+aLzDw
 0LVX5n8VoWdpBo35YwjSlvIVlDS6giOwLifZutmSfapssWVfWdEkvS9hwGbZGk7H
 dVCNn0oXy580hB53Mf2jPhqylhaeMB1/7HT0D3WESu4PxA8PXpYyq3z7rXAW9FJf
 vwhhOQAAi7TsQ1NF//CcDtHB7RWKQvwN2f9aahXHFD6h55ZT1y4bT0H5MGCsL0Tr
 pm9gXkFHPVp+r71Itb3bappZUb+ojaROJfkXk2F1p5zF4AbbS5mdoKZRAC0LXP6D
 3Un+FxDwJNp93eRm2hhU3/k2qKGb4W93k4JvCmBnh3xZDDduoab3AkUQVQ1GnMRm
 gUOUnH5WaodN8oTFvZPB7d2iNufSm2PL1vT9kdmhu2B8kgD4j4Uoqoz/nKnCMpKX
 Q7AWWpnyIywhXgWJ2RMyspo3ACE+HXA9e5tB9mkwFuG6+0fsILw=
 =GuAG
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmFwGycACgkQmmx57+YA
 GNk6vw//b7JDToUJK6pS+x8vHObaM2vYh845KqlNCl9YzYga6dfnHAgxN3QTEMca
 hB3NxGXxP93ULxKVom9IKsznNIkm+2MVkdUIlixR2fMp16/GFWT6XKS1iwAi+hZZ
 G8jhZV+N88fBd8UDNaPmho43L5shVLW5li1ixR/tTcpKXiUKWCnaFbj9xxcMo6bC
 iac0ygprkuA5WlD7NRtHAMUo6SLYWhFDNFxaVmP7YW03F37Dzb/C673k8coCoo5o
 WFKOX/H4LSYXQo+liNQMcAp25dckAC9ewkgBtgwaWj4tIiN6wd+wSDlz7B9mMp5j
 I5QPG8t8iqcwFosVb0n/7pe5V2hybTyVfzbxX5JoDbI2ZxT9WZmlUtqfzfbMUyny
 WiJMuNhkQZbT9IOuwJlRsINXnEnHvwkbzpd5pgJ/VB56yZ3BnIuEB+tKULXUOqEY
 VDWvf0wg6QHyW+d6I61MRRL7ZPrGQcwYhFHOJx79x3eWkQsiv76bvJPZNeIXD1VW
 OGdp46WB6BAc+LR8ADNuYXtjBoh9clOdw9urFUdXHxslAUJfwZUds5+CUDz40A1D
 blP6MfeGCxtY7b72GyWxR05YkxaJln8E/cNgFzV+FckupcNwVhIJmvgwN+hu6LFi
 ONCz/LY7lcyVpps33evRe+14sJLW/kTDX6hfncbTsJAuNSeJSww=
 =5580
 -----END PGP SIGNATURE-----

Merge tag 'gemini-dts-for-v5.16' of git://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-nomadik into arm/dt

Gemini changes for the v5.16 kernel cycle:

- Add device trees for Edimax NS2502 and SSI 1328

- Consolidate PCI interrupts

* tag 'gemini-dts-for-v5.16' of git://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-nomadik:
  ARM: dts: gemini: Consolidate PCI interrupt-map properties
  ARM: gemini: add device tree for ssi1328
  ARM: gemini: add device tree for edimax NS2502
  dt-bindings: add vendor prefix for ssi
  dt-bindings: add vendor prefix for edimax
  ARM: dts: gemini: add labels for USB, IDE, flash and ethernet

Link: https://lore.kernel.org/r/CACRpkdac5Sbt42CtuLMgCazfHdhcP98mEKGjeZ-DVcb=_N90Bg@mail.gmail.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2021-10-20 15:35:35 +02:00
Arnd Bergmann
804565cd99 IXP4xx DTS changes for the v5.16 kernel:
- Add the PTP timesource
 
 - Push down PCI interrupt properties to the individual
   board files.
 -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCAAdFiEElDRnuGcz/wPCXQWMQRCzN7AZXXMFAmFvY+IACgkQQRCzN7AZ
 XXOsEg//Re3tlHYjuOR/p2tBvXkq0vzW1SynOAjtPc2aW4f6fj3Eu/7UjEuVixw8
 afVI4fd0MCXaeMVqJ2nyfZO/fFH93F5aZb6HI/uO5nxcoI6J8yo04QVkerXbqwyp
 te+VJQ3yH/hCTF84ahl32P/dLd4W2UhvBHzKWOEdhu2ZqXz9Pe4AMgl0/sXpU7Ym
 wzTmKbbl/dy1IkamYpDiSeBM09+XwH3SmaaZCvZ4IJpvw8jjHlpP6F02/4Rc5kOb
 thoAtpuvVFkSeTsZLTwmlf90Zno9VA0wkm/7oM6cAZWzB54lk7V2Z2ybaNXJw/73
 aTPmDliqTsdb/IBNj57O9+xBbFsmID9bvaH3+n214wYng7O5OatkvjM1zBNEKBCZ
 TIee4OPx3ghFIKrEjcQgRmQ4lGNHYPrtAwunLP8RK9DkrlxKvxNTVbN0wy5Blpfc
 vCO0Mmuu4srHlZ6FJmUXzcMuD2Pfb/+GNt+I7Irr/OFn2s/EjQzqoToKcjIPc1R3
 jrAF4+zJqRbg+juNa4h/3W6/4k04ZTU5HXmAGrXHVD4Am3y5Ig5f+TtekBB37uqJ
 tq3RsqKzTzD0JuNNqXXCFkOaPGiTGPWVCEa+fVazIFyaza50Oikj7mdzi08sQmur
 E+UkGkNW0+nM9VRe4pkBxPVnM1PxO2Me/wQO3h9gjaqLRluGC4A=
 =lM/f
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmFwGt8ACgkQmmx57+YA
 GNkumhAAouY1VSZvY9b11OAOIWQxvBy3kiuybhbD1HxuwlCHVcvnwZi6seYmEAnv
 gHa18GBrN+HfXeiG6gwTDenUd4RdxmXKhekCobFm5D2s9cuRTl5E15fQqOdxHLwk
 glh8u3EbRImIAfpU2UlCRqVtG8dTJyrHdPtLezj6xJnLncY87rk85Na7CeRHYohb
 pSbWlRvK+qLsvKk061WiPFWj54FOyew0671gFx9EgcUdJCPcxLfmnAJHt0BBpKOI
 uTjqWiHUqqTSs5mXnoyvN9YdevjGYktuLx1NRYAAeOd+gQlpmM7vS2LfLkZW+hfu
 d+uebfBDIfDVW192YoK8DTY1qWiGQvhiI0C4td23W3x4QIT84eRlquyvM3HnMXhv
 tLcG06RnljJnRKgKFLkA6gMW/vPh6h60/NNgH3u8JDKbGXglCczYNh0dsMIGE5dg
 xC4EoPXxfhZQpNnjIfTyL3fe2NMdS69cHjwG9jCOect5raMMD2BLW8dSbSxNdXxk
 m+g9yR51WufMfD6rLq1L6GnHKbUdNUezCQlHeHYxIi2a10lAa49Kto0fr2Ad9LVK
 +xWZPRLGlitjD1HOFDtvxN3T1ZdUG5oe3Ya2VGBI3yaqp+NtIyCmz5y9V2x4jCR+
 plSktTIEr9kzDlKXj17uwK8dee4QUbzjejTCJY3g57ZDQROL5TY=
 =1tkn
 -----END PGP SIGNATURE-----

Merge tag 'ixp4xx-dts-for-v5.16' of git://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-nomadik into arm/dt

IXP4xx DTS changes for the v5.16 kernel:

- Add the PTP timesource

- Push down PCI interrupt properties to the individual
  board files.

* tag 'ixp4xx-dts-for-v5.16' of git://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-nomadik:
  ARM: dts: ixp4xx: Group PCI interrupt properties together
  ARM: dts: Add PTP timesource to the IXP456x

Link: https://lore.kernel.org/r/CACRpkdbSJ662h_B9mAGdXWBeq8ZwKTQvSJ7cZ2x2d8UgELP5QA@mail.gmail.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2021-10-20 15:34:23 +02:00
Arnd Bergmann
b4ebc083a3 Our usual round of DT patches for the 5.16 merge window, with:
- DT schema fixes
   - I2S support for the R40
   - HDMI support for the pinetab
   - devfreq support for the A64 GPU
 -----BEGIN PGP SIGNATURE-----
 
 iHUEABYIAB0WIQRcEzekXsqa64kGDp7j7w1vZxhRxQUCYW0plgAKCRDj7w1vZxhR
 xSEGAQDa/QH/zUCGYSsTFiohTViNSKjkL7gkbWG/COl/ziGsWAD/XXzE8V3v4rfC
 pqHSiEX84R+9fkXqOAxsDiPjN/lZDg8=
 =5dvW
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmFwGW4ACgkQmmx57+YA
 GNnJdRAAtRb/shHZN4dCp62Qo1/1FCg1x/c3CesKiUw1YgRnOH5yK92JGos2gikk
 F90BYeJ6l8kpoMIEcikCLph/j76BmMwk2l4tM+U5OdpDkdN6s7Ozx79LVhA2OksP
 TG0R/AYxswuFBvlFK/hql8vhixllDZmhMXQn1lXAxU+2rWMPQ/cD3mHz7lLPOD3o
 ELCdrocL3BUzL3KH74ygY6d6xLUuuV7w45kh8j3P3MfCNEVusP+AXAcWCNa5tyUp
 MVMk+kXLmmZks+gpEJLHRbn2qG3gfrOVC7Wv1+C7lST5KiWbN51qLEvM5oWJAJq/
 aJIbinHz23iWcVAa51pE0O/v3xaWK5sXLsO5H6s1OmDFN29XNrRBfhemDmEjRtdJ
 b3gpxb5LIbGktjMfEGfIZVo5YzCbCj6KpNVjTXilnrDoySuwtIHSq7cywSZSjAHL
 WU5Lg7SiUiF/17/xaREL8PcTFRQMkLCUozPuXRj42fMk8QwAIJd0SpqznEAIzFzd
 +ttPD77D4vh4hBP8P9StCjlbXoMnu81VWSqiVpGg4YGF28pisqAvszxS1kAIYtIs
 12wtZ9tvMwgWnRZ5NfvwbPGyGJHT0sg/x5CoN3LlNhW5RFF7oUohgWmq4tlUQHzm
 5fZb3NbJ2g9SuxNfCf5MSLc1oTCS7FyNxRZlV6DKi3o8Kg1B7TE=
 =1brv
 -----END PGP SIGNATURE-----

Merge tag 'sunxi-dt-for-5.16-1' of git://git.kernel.org/pub/scm/linux/kernel/git/sunxi/linux into arm/dt

Our usual round of DT patches for the 5.16 merge window, with:
  - DT schema fixes
  - I2S support for the R40
  - HDMI support for the pinetab
  - devfreq support for the A64 GPU

* tag 'sunxi-dt-for-5.16-1' of git://git.kernel.org/pub/scm/linux/kernel/git/sunxi/linux: (21 commits)
  dt-bindings: interconnect: sunxi: Add R40 MBUS compatible
  arm64: dts: allwinner: NanoPi R1S H5: Add generic compatible string for I2C EEPROM
  arm64: dts: allwinner: pinetab: Add HDMI support
  arm64: dts: allwinner: a64: Add GPU opp table
  ARM: dts: sun8i: r40: Add I2S nodes
  dt-bindings: sound: sun4i-i2s: add Allwinner R40 I2S compatible
  arm64: dts: allwinner: teres-i: Remove wakekup-source from the PMIC
  arm64: dts: allwinner: teres-i: Add missing reg
  arm64: dts: allwinner: pinetab: Change regulator node name to avoid warning
  arm64: dts: allwinner: a100: Fix thermal zone node name
  arm64: dts: allwinner: h6: Fix de3 parent clocks ordering
  arm64: dts: allwinner: h5: Fix GPU thermal zone node name
  ARM: dts: cubieboard4: Remove the dumb-vga-dac compatible
  ARM: dts: tbs711: Fix touchscreen compatible
  ARM: dts: sunxi: Fix the SPI NOR node names
  ARM: dts: sunxi: Fix OPPs node name
  ARM: dts: sunxi: Fix OPP arrays
  ARM: dts: sunxi: Rename gpio pinctrl names
  ARM: dts: sunxi: Rename power-supply names
  dt-bindings: sunxi: Add Allwinner A80 PRCM Binding
  ...

Link: https://lore.kernel.org/r/5cad5ac6-187d-4d36-9437-5821c6e8242d.lettre@localhost
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2021-10-20 15:28:14 +02:00