Radxa Rock 4D (rk3576), Firefly ROC-RK3576-PC, Photonicat (rk3568)
New overlays: Video-adapters for Theobroma boards and one adapter used
in hw test scenarios.
Interesting bigger changes contain clock support for rk3528; support for
the hdmi1 controller as well as hdmi-audio support on both controllers on
rk3588; the hdmi-receiver of the rk3588 landed, and rk3576 got basic
graphics support and can now do hdmi output.
Another big block is that we're now doing overlays way better and are
including build-testing for applied overlays to the base dtb - similar
to how other arches already do this.
Of cours a big list of more controllers for rk3576 (nvmem, sfc), rk3588
(rng, spdif, regulator for gpu power-domain) and rk3528 (saradc, pinctrl)
And a huge number of board-level improvements and additions.
-----BEGIN PGP SIGNATURE-----
iQFEBAABCAAuFiEE7v+35S2Q1vLNA3Lx86Z5yZzRHYEFAmfMhrcQHGhlaWtvQHNu
dGVjaC5kZQAKCRDzpnnJnNEdgS+yCACGOX4BatsdndoOWcr+SeySPVq8CWGONLyk
WPPFC/2JA/a+oFr1YurPZW3+mVfL1ZVauqO7NZluE+6CJOc8+FqobkMOIvJJv15J
jqhGGFLy83IUVwErgGpaxtwQNNPoQahSJuEDmv161knThRaTIjW1w/nrVcEMhSWp
YX73mKQcV2jUbQC/wfJzcryhAA5WJP4NGkPhO34PEyASiSbxsCpHIrWaZb1/EfBP
4nI6mSr1FpQgNsByUQPlSTbN5Yja9/BBWRZ42MIIyPlKKw/TqnMcW4eeHqhA5DS8
nNbZpHnc0Oz6SPAgSSQj0RYRf2UhubxH46ileWBuMf7IG049Sl/J
=yF4g
-----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
iQIzBAABCgAdFiEEiK/NIGsWEZVxh/FrYKtH/8kJUicFAmfUas0ACgkQYKtH/8kJ
UicarRAAuLrdhmWzSJCLo+Cot4LUzh8+l9DRpsmr++wkUyHDpDY/n6y78xqPpPE/
6Xq2PiVRypr7A/4wQn+7zYFjujlMYTceyMGGoyMwh3iQXD/u4OrEtHlOir1YEPS9
zEf7c7Lk6e0WgA1S4tTbKkH7OK7+M8S9fiFW9UCXTvK9+Xp1CjXSKuDlHqvXqDOs
HQtZ587868iYj05hBgLavD0Wucedo+ntuYGMnF0a3zPf2m2q4dc5irdoAAVpwMyJ
LhCt59rSR0ZfqviW/pgOg1d5B86cVDzi4CCB6b81MQnE0T0/B19lt68nwB8b+Yu0
MqKoIGt3WWN0SJH4taTt0VGwSwKqtymqyVl1bemCwNwxT5cNmRqcQCxaglTKInQg
RBkPuxK//HnknD1nHtWBi47iBpCQW88waG91WivY2iaJCa317C3B+m76iMdBIDGR
ZkjymDjtrEHekJuyJH4ksDqyR0FI/WPWotO9Xpa0yscm92N3Ld/ghqtUw7guDy97
cdSLl4HYSl5cM3eWlBuyeq4pvFnWQ8IXObO4UdoNYNBS/cE9rV/OYqiXxoRAEVey
i3gUsgHtcmyfVnnqGuFC/6obC9LGWJq4xnyccsPERI6dEDERhjCx9xNjUuxblfT5
kNzxBK8a8FpSoQjJ47nJat/xMIwPoWBlOsGp7joKcRYBXmgGChs=
=EFnK
-----END PGP SIGNATURE-----
Merge tag 'v6.15-rockchip-dts64-1' of https://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip into soc/dt
New boards: MNT-Reform2 laptop (rk3588), OrangePi5-Ultra (rk3588),
Radxa Rock 4D (rk3576), Firefly ROC-RK3576-PC, Photonicat (rk3568)
New overlays: Video-adapters for Theobroma boards and one adapter used
in hw test scenarios.
Interesting bigger changes contain clock support for rk3528; support for
the hdmi1 controller as well as hdmi-audio support on both controllers on
rk3588; the hdmi-receiver of the rk3588 landed, and rk3576 got basic
graphics support and can now do hdmi output.
Another big block is that we're now doing overlays way better and are
including build-testing for applied overlays to the base dtb - similar
to how other arches already do this.
Of cours a big list of more controllers for rk3576 (nvmem, sfc), rk3588
(rng, spdif, regulator for gpu power-domain) and rk3528 (saradc, pinctrl)
And a huge number of board-level improvements and additions.
* tag 'v6.15-rockchip-dts64-1' of https://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip: (89 commits)
arm64: dts: rockchip: Add SPI NOR device on the ROCK 4D
arm64: dts: rockchip: Add SFC nodes for rk3576
arm64: dts: rockchip: Add maskrom button to Radxa E20C
arm64: dts: rockchip: Add SARADC node for RK3528
arm64: dts: rockchip: Add user button to Radxa E20C
arm64: dts: rockchip: Add leds node to Radxa E20C
arm64: dts: rockchip: Add HDMI support for rock-4d
arm64: dts: rockchip: enable SCMI clk for RK3528 SoC
arm64: dts: rockchip: Enable HDMI receiver on rock-5b
arm64: dts: rockchip: Add device tree support for HDMI RX Controller
arm64: dts: rockchip: Add rk3528 QoS register node
dt-bindings: mfd: syscon: Add rk3528 QoS register compatible
arm64: dts: rockchip: add MNT Reform 2 laptop
dt-bindings: arm: rockchip: Add MNT Reform 2 (RCORE)
dt-bindings: soc: rockchip: Add RK3528 VPU GRF syscon
dt-bindings: soc: rockchip: Add RK3528 VO GRF syscon
arm64: dts: rockchip: Enable hdmi out display for rk3576-evb-v10
arm64: dts: rockchip: Enable hdmi display on sige5
arm64: dts: rockchip: Add hdmi for rk3576
arm64: dts: rockchip: Add vop for rk3576
...
Link: https://lore.kernel.org/r/13791512.uLZWGnKmhe@phil
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
This contains a patch to remove an unusable key that was erroneously
exposed as well as a fix to support GPUs with a large amount of video
memory on IGX Orin.
Finally, some additional devices, such as a temperature sensor, are
enabled on Jetson TX1, the output voltage of some pins is adjusted and
the VDD_LCD_1V8_DIS power supply now uses the correct enable GPIO.
-----BEGIN PGP SIGNATURE-----
iQIzBAABCAAdFiEEiOrDCAFJzPfAjcif3SOs138+s6EFAmfLL9MACgkQ3SOs138+
s6Eoeg/+IEbLEwrIe1YugGzBF99Bhyaffvbh8GM/tp/EUyyrwOvzN1ROk7EFbtSY
WyHWPoajqyUvCccHG+ZaB/tLIVjgHZH3SZ2WZuoI7q0mc1n8yBkw3qdw/WcVh9ud
LeTaFR6059TE3cVZBDeO5AUsamo7EZLoypLY6WKZe/4VEC2SCcs3ouF1j6AazONa
yTFmALoj1s4Aerr2kJfn5HMOYh1aEfmMqm3g+RnXcp/WRGnkoh1L0St+9n30krC/
rZfWPM8o06jTu+SJmYJOWcXaHFs5rroV4MWZg0joez1tMZY3pHTBrJSZO1z+hizK
8p7FtNbUILcVo9PXFZ5lOfm0l08mQ5Xl2YkWoSsXbxbc42UAALlhfN5fmbJ1v2sv
iRxuaXoNlFoVrvEagGY4r0J/pPLU0OuAGIemob/oY42+eRVIUbixZ9naBlB8yMqh
SaQ9ciTwdqq+EYvjgj/6HKC9cGr8MMtZEfkN3oLCD0gqt6Lzq9OH5f1x6/0YI3JX
7B72rfwukT3o0mRcJIUz3D/2W9FHQXZydoExeRIGm8o0bDFzFRi/gf4zgW1LI64/
DdgnUK7I6R7fgcJRwgPTe1OmhyCbP865KhgDGuPR8DvctAiGeK0PdAwXYIbDi0OP
8yHsUHVzEh7tPMhu9dQR/oL0OwL7ngVYWSjZ0NRbaDw8eaD0Nks=
=f5mG
-----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
iQIzBAABCgAdFiEEiK/NIGsWEZVxh/FrYKtH/8kJUicFAmfUaooACgkQYKtH/8kJ
UifbuRAAuv5D14B2Aqnx24EDIPX4ztabKekBINWC1bMcMqqMOTgiWqsxRg07qT8J
eKV1MMAquk889MqsrKhr48EKX4QznboFkZwI4UrLd+kzM02puZOQtkrRkTKL02Q4
p9zAScx6MIhQseuY10+GfYC6d1y+F89qzrSoDKvD4kMEblNOqT/54iZwPtDiYZi5
04+Ou0/96ikV89M6p6MRcl6R3QanA85rJwHiS+3DW+JFz0VGQ39Dmi3N9ubT5Psp
prjodBjtfgzKvuArjVa2RiRe6jwPFtQiOiUEr60mjUJCxOZrkgWTzK6PCyGpiBd9
9TUkSMss7lB2d4AXVOgQtMxo5yyGD2L6X+2FPWTQstvo5Je/iDhVPkPQUTAWwZB4
WLVzhLXLE5jd/zto80Q5icKVIllGRsJeW/pythIDr9YkpB6Zo/lq8MH/ycJtP1R2
ku1quhJYJ8gp1GE6iwYB3JgCD7gluvDZ/kkVMfZH3vOcUSp4PZ1OMSLhg+a/sUYZ
Pv9l2GlUQ5C6H6yf/F8VQKLT5xZCo/iQw6AdJlPCv0r+hNxgDjvhcURO7V1zxRbt
Y6DwChii2SXJyYu/Cvd4KW6Kn3603OxzcJEcb+/3tC9gzdBVGtU1LOnvyic7rmZm
9iqIht8NtHreshVt/VEriUFwbs/w3IcHZUZ6hZNduFF8ZvM9Mw8=
=0hwA
-----END PGP SIGNATURE-----
Merge tag 'tegra-for-6.15-arm64-dt-v2' of https://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux into soc/dt
arm64: tegra: Device tree changes for v6.15-rc1
This contains a patch to remove an unusable key that was erroneously
exposed as well as a fix to support GPUs with a large amount of video
memory on IGX Orin.
Finally, some additional devices, such as a temperature sensor, are
enabled on Jetson TX1, the output voltage of some pins is adjusted and
the VDD_LCD_1V8_DIS power supply now uses the correct enable GPIO.
* tag 'tegra-for-6.15-arm64-dt-v2' of https://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux:
arm64: tegra: p2180: Add TMP451 temperature sensor node
arm64: tegra: p2597: Enable TCA9539 as IRQ controllers
arm64: tegra: Define pinmuxing for gpio pads on Tegra210
arm64: tegra: p2597: Fix gpio for vdd-1v8-dis regulator
arm64: tegra: Resize aperture for the IGX PCIe C5 slot
arm64: tegra: Remove the Orin NX/Nano suspend key
Link: https://lore.kernel.org/r/20250307174938.3456275-1-thierry.reding@gmail.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
"spi-controller" is not a documented property nor used anywhere, so drop
it.
Signed-off-by: Rob Herring (Arm) <robh@kernel.org>
Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Link: https://lore.kernel.org/r/20250306-dt-amd-fixes-v1-4-011c423ba99a@kernel.org
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
The fixed clocks are not part of "simple-bus", so move them out of the
bus to the top-level. In the process, use the preferred node names of
"clock-<freq>". There's also little reason to have multiple fixed
clocks at the same frequencies, so remove them keeping the labels
to minimize the change.
Signed-off-by: Rob Herring (Arm) <robh@kernel.org>
Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Link: https://lore.kernel.org/r/20250306-dt-amd-fixes-v1-2-011c423ba99a@kernel.org
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
The SPI NOR chip is connected on the FSPI0 core, so enable the sfc0 node
and add the flash device to it.
The SPI NOR won't work at higher speed than 50 MHz, specify the limit.
Signed-off-by: Detlev Casanova <detlev.casanova@collabora.com>
Link: https://lore.kernel.org/r/20250228145304.581349-3-detlev.casanova@collabora.com
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
Radxa E20C has two buttons, one SARADC maskrom button and one GPIO user
button.
Add support for the maskrom button using a adc-keys node, also add the
regulators used by SARADC controller.
Signed-off-by: Jonas Karlman <jonas@kwiboo.se>
Link: https://lore.kernel.org/r/20250304201642.831218-5-jonas@kwiboo.se
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
Radxa E20C has two buttons, one SARADC maskrom button and one GPIO user
button.
Add support for the user button using a gpio-keys node.
Signed-off-by: Jonas Karlman <jonas@kwiboo.se>
Link: https://lore.kernel.org/r/20250304201642.831218-3-jonas@kwiboo.se
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
Radxa E20C has three gpio controlled leds (sys, wan and lan).
Add led nodes and set default trigger to heartbeat for the sys led and
netdev for the lan and wan leds.
Signed-off-by: Jonas Karlman <jonas@kwiboo.se>
Link: https://lore.kernel.org/r/20250304201642.831218-2-jonas@kwiboo.se
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
Same as RK3568, RK3528 uses SCMI clk instead of ARMCLK.
Add SCMI clk for CPU, GPU and RNG will also use it.
Signed-off-by: Chukun Pan <amadeus@jmu.edu.cn>
Link: https://lore.kernel.org/r/20250307100008.789129-2-amadeus@jmu.edu.cn
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
The Rock 5B has a Micro HDMI port, which can be used for receiving
HDMI data. This enables support for it.
Signed-off-by: Sebastian Reichel <sebastian.reichel@collabora.com>
Signed-off-by: Shreeya Patel <shreeya.patel@collabora.com>
Signed-off-by: Dmitry Osipenko <dmitry.osipenko@collabora.com>
Link: https://lore.kernel.org/r/20250307091857.646581-3-dmitry.osipenko@collabora.com
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
The Quality-of-Service (QsS) node stores/restores specific
register contents when the power domains is turned off/on.
Add QoS node so that they can connect to the power domain.
Signed-off-by: Chukun Pan <amadeus@jmu.edu.cn>
Link: https://lore.kernel.org/r/20250306123809.273655-3-amadeus@jmu.edu.cn
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
As the gpio pads are capable of operating at either 1.8V or 3.3V add
both options to the pinmuxing so that the appropriate level can be set
depending on the voltage of the regulator driving the pads.
Signed-off-by: Diogo Ivo <diogo.ivo@tecnico.ulisboa.pt>
Link: https://lore.kernel.org/r/20250224-diogo-gpio_exp-v1-2-80fb84ac48c6@tecnico.ulisboa.pt
Signed-off-by: Thierry Reding <treding@nvidia.com>
According to the board schematics the enable pin of this regulator is
connected to gpio line #9 of the first instance of the TCA9539
GPIO expander, so adjust it.
Signed-off-by: Diogo Ivo <diogo.ivo@tecnico.ulisboa.pt>
Link: https://lore.kernel.org/r/20250224-diogo-gpio_exp-v1-1-80fb84ac48c6@tecnico.ulisboa.pt
Signed-off-by: Thierry Reding <treding@nvidia.com>
Some discrete graphics cards such as the NVIDIA RTX A6000 support
resizable BARs. When connecting an A6000 card to the NVIDIA IGX Orin
platform, resizing the BAR1 aperture to 8GB fails because the current
device-tree configuration for the PCIe C5 slot cannot support this.
Fix this by updating the device-tree 'reg' and 'ranges' properties for
the PCIe C5 slot to support this.
Signed-off-by: Jon Hunter <jonathanh@nvidia.com>
Link: https://lore.kernel.org/r/20250116151903.476047-1-jonathanh@nvidia.com
Signed-off-by: Thierry Reding <treding@nvidia.com>
As per the Orin Nano Dev Kit schematic, GPIO_G.02 is not available
on this device family. It should not be used at all on Orin NX/Nano.
Having this unused pin mapped as the suspend key can lead to
unpredictable behavior for low power modes.
Orin NX/Nano uses GPIO_EE.04 as both a "power" button and a "suspend"
button. However, we cannot have two gpio-keys mapped to the same
GPIO. Therefore remove the "suspend" key.
Cc: stable@vger.kernel.org
Fixes: e63472eda5 ("arm64: tegra: Support Jetson Orin NX reference platform")
Signed-off-by: Ninad Malwade <nmalwade@nvidia.com>
Signed-off-by: Ivy Huang <yijuh@nvidia.com>
Link: https://lore.kernel.org/r/20250206224034.3691397-1-yijuh@nvidia.com
Signed-off-by: Thierry Reding <treding@nvidia.com>
The HDA hardware on Tegra114 is almost identical to the one found on
Tegra30 or Tegra124. Add a compatible string to allow matching in case
it's ever needed. Typically the match on Tegra30 should be sufficient.
Acked-by: Conor Dooley <conor.dooley@microchip.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
The Tegra124 MIPI hardware block is very similar to the one found on
earlier chip generations. Add a corresponding compatible string.
Acked-by: Conor Dooley <conor.dooley@microchip.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
This adds new SoCs and new machines, other than improving support for
currently supported ones.
In particular, for SoCs:
- Airoha EN7581 gets support for its SCU clock controller, SPI NAND,
hardware RNG, pinctrl, and i2c controllers;
- MediaTek MT8365 SoC gets support for all of its Display Controller
components;
- MediaTek Genio 510 MT8370 - a lower binned variant of Genio 700
MT8390 (which, in turn, is the same as MT8188) - is introduced;
- MT8188 gets support for more Display Controller components (DSC
and MERGE), for the tertiary MSDC (eMMC/SD/SDIO) controller, and
for the MTU3 USB DRD controllers;
- MT8195 and MT8188 both get migrated to the new OF Graph used for
defining a pipeline for the Display Controller components (as
this was previously hardcoded per-board in the drm driver, ugh!);
..and for boards:
- Google Kukui (MT8183) is switched to Elan touchscreen driver
instead of hid-over-i2c to fix probe failures in some cases;
- Google Cherry (MT8195) and Geralt (MT8188) Chromebooks get
migrated to using OF Graph for defining their board specific
part of the display pipeline;
- MediaTek Genio 350 (mt8365) EVK board adds support for HDMI output
through the iTE IT66121 chip, and for DSI output to the Startek
KD070FHFID015 display;
- MediaTek Genio 510 EVK board is introduced with a common devicetree
between mt8390 and mt8370 (Genio 700 and Genio 510) EVKs;
- MediaTek Genio 700 (and 510) EVKs get support for their integrated
dual Digital Microphones, for their RichTek RT1715 USB Type-C
Controller with USB-PD capability, the iTE IT5205 Alternate Mode
Passive MUX (USB3.1/DP1.4), and for USB Gadget/Host switching
through the MTU3 DRD Controller, other than for USB in general;
- MediaTek Genio 1200 EVK gets support for its MediaTek MT6360 PMIC
integrated Type-C Controller, and the IT5205 MUX;
- Radxa NIO-12L gets its DSI display pipeline preconfigured and also
the introduction of a devicetree overlay for the official Radxa
8HD DSI panel, enabling display output over DSI.
And fixes/cleanups:
- MT8173 gets fixes for bindings validation: PMIC node drops the
unnecessary address/size cells, disp-pwm gets its compatibles
list fixed (as mt6595 was not expected there), and some nodes
got the right name (clock controllers were disguides as power
controllers, and intpol was changed to interrupt-controller);
- MT8188-based (MT8390) Genio boards get a fix for duplicated
regulator name;
- MT6359 PMIC gets fixes for audio-codec node validation.
-----BEGIN PGP SIGNATURE-----
iJ4EABYKAEYWIQQn3Xxr56ypAcSHzXSaNgTPrZeEeAUCZ8l9IigcYW5nZWxvZ2lv
YWNjaGluby5kZWxyZWdub0Bjb2xsYWJvcmEuY29tAAoJEJo2BM+tl4R4dPUA/jkq
/5zwPLVsoZ77s+N1CI3uwnp4AonPfmhKtLXjHYC9AP9wcpnYdpG74W+RLEdtsnpx
SJhoWFWu6h3byujvuQwkAQ==
=zQ+t
-----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
iQIzBAABCgAdFiEEiK/NIGsWEZVxh/FrYKtH/8kJUicFAmfJw/kACgkQYKtH/8kJ
UiftvBAAwAOUHIlI7mbwGLvkl4HlglIVuHsrS/RjhvVKlxsQeF8e1gJ0cKUOMN6i
QWBIe4JaFKOxynrnhHEobuVOqmgj6Q1xa8naHLBzysY12tFod3R3s2jOw18VTS4j
TGjQRor1ft5assjhcaAst4gGsFkYRWM7SPQPNgZntBZ6JqaiPsqvuD+blwlFWKe6
ATUCyqBABfSUaVpGC0KLPee6Oj5C/3k861XoIpBt3VDnuYGAuMPg/RCKU9bcmCnH
I+ZyYd3c3I7JZmVPJ04GoFeSyGjzaX9NiHLAYtVEtPxKHk+mVDc68J1HCwggUpt5
gylb0S1lsx/eQFmhwz4fg0doD0g4Ziy7Er4gAGOITEzmU4Vw9em+qUTPB+Bv+8sI
da4OGVJtJRUepCxWuUgJEwrbRbBjB6SeA388KCJOsuAqOiTWrg4YagFUo2ykPKO8
sYoqNHtHBIF9ov2hmwfdTx43dOkZxoqYmGrphKFLik6yB1XG9EvJSIM6heZfgICc
D3T+fmDbZY2RJtPfA9xIKBqikXupyOHyTLpls7RqsdBsAuBiQsoTw8HLSMNfWvRC
gKxnbz5L2KuqngkM6Q400oFPbofomBT7ihUJsN6qQnKrCrdCbgogimSIMoFBVO+E
nmJPsumASyxStuBBeMqYkUIkgmFVN1Qi8J98C46SSxpFTdiAzkw=
=7ufM
-----END PGP SIGNATURE-----
Merge tag 'mtk-dts64-for-v6.15' of https://git.kernel.org/pub/scm/linux/kernel/git/mediatek/linux into soc/dt
MediaTek ARM64 DTS updates for v6.15
This adds new SoCs and new machines, other than improving support for
currently supported ones.
In particular, for SoCs:
- Airoha EN7581 gets support for its SCU clock controller, SPI NAND,
hardware RNG, pinctrl, and i2c controllers;
- MediaTek MT8365 SoC gets support for all of its Display Controller
components;
- MediaTek Genio 510 MT8370 - a lower binned variant of Genio 700
MT8390 (which, in turn, is the same as MT8188) - is introduced;
- MT8188 gets support for more Display Controller components (DSC
and MERGE), for the tertiary MSDC (eMMC/SD/SDIO) controller, and
for the MTU3 USB DRD controllers;
- MT8195 and MT8188 both get migrated to the new OF Graph used for
defining a pipeline for the Display Controller components (as
this was previously hardcoded per-board in the drm driver, ugh!);
..and for boards:
- Google Kukui (MT8183) is switched to Elan touchscreen driver
instead of hid-over-i2c to fix probe failures in some cases;
- Google Cherry (MT8195) and Geralt (MT8188) Chromebooks get
migrated to using OF Graph for defining their board specific
part of the display pipeline;
- MediaTek Genio 350 (mt8365) EVK board adds support for HDMI output
through the iTE IT66121 chip, and for DSI output to the Startek
KD070FHFID015 display;
- MediaTek Genio 510 EVK board is introduced with a common devicetree
between mt8390 and mt8370 (Genio 700 and Genio 510) EVKs;
- MediaTek Genio 700 (and 510) EVKs get support for their integrated
dual Digital Microphones, for their RichTek RT1715 USB Type-C
Controller with USB-PD capability, the iTE IT5205 Alternate Mode
Passive MUX (USB3.1/DP1.4), and for USB Gadget/Host switching
through the MTU3 DRD Controller, other than for USB in general;
- MediaTek Genio 1200 EVK gets support for its MediaTek MT6360 PMIC
integrated Type-C Controller, and the IT5205 MUX;
- Radxa NIO-12L gets its DSI display pipeline preconfigured and also
the introduction of a devicetree overlay for the official Radxa
8HD DSI panel, enabling display output over DSI.
And fixes/cleanups:
- MT8173 gets fixes for bindings validation: PMIC node drops the
unnecessary address/size cells, disp-pwm gets its compatibles
list fixed (as mt6595 was not expected there), and some nodes
got the right name (clock controllers were disguides as power
controllers, and intpol was changed to interrupt-controller);
- MT8188-based (MT8390) Genio boards get a fix for duplicated
regulator name;
- MT6359 PMIC gets fixes for audio-codec node validation.
* tag 'mtk-dts64-for-v6.15' of https://git.kernel.org/pub/scm/linux/kernel/git/mediatek/linux: (35 commits)
arm64: dts: mediatek: mt8395-radxa-nio-12l: Add Radxa 8 HD panel
arm64: dts: mediatek: mt8395-nio-12l: Prepare MIPI DSI port
arm64: dts: mediatek: mt8390-genio-common: Add delay codec for DMIC
arm64: dts: mediatek: mt8390-genio-common: Add routes for DMIC
arm64: dts: mediatek: mt8395-nio-12l: Preconfigure DSI0 pipeline
arm64: mediatek: mt8195-cherry: Add graph for eDP and DP displays
arm64: dts: mediatek: mt8195: Add base display controller graph
arm64: dts: airoha: en7581: Fix clock-controller address
arm64: dts: airoha: en7581: Add more nodes to EN7581 SoC evaluation board
arm64: dts: mediatek: mt8390-genio-common: Configure touch vreg pins
arm64: dts: mediatek: mt8188-geralt: Add graph for DSI and DP displays
arm64: dts: mediatek: mt8188: Add base display controller graph
arm64: dts: mediatek: mt8390-genio-700: Add USB, TypeC Controller, MUX
arm64: dts: mediatek: mt8188: Add MTU3 nodes and correctly describe USB
dt-bindings: usb: mediatek,mtk-xhci: Add port for SuperSpeed EP
arm64: dts: mediatek: mt8395-genio-1200-evk: add support for TCPC port
dt-bindings: usb: mtu3: Add ports property
arm64: dts: mediatek: mt8390-genio-common: Fix duplicated regulator name
arm64: dts: mediatek: mt8183: Switch to Elan touchscreen driver
arm64: dts: mediatek: mt6359: fix dtbs_check error for audio-codec
...
Link: https://lore.kernel.org/r/20250306113540.148342-1-angelogioacchino.delregno@collabora.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
Remove "regulator-ramp-delay-scale" property which is both unused in the
kernel and undocumented. Most likely they are leftovers from downstream.
Signed-off-by: Rob Herring (Arm) <robh@kernel.org>
Link: https://lore.kernel.org/r/20250305224952.2995841-2-robh@kernel.org
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
The main and bulk of the addition this time is the support for the Arm
reference Morello System Development Platform (SDP).
The Morello architecture is an experimental extension to Armv8.2-A,
enhancing the AArch64 execution state with capabilities for fine-grained
memory protection and scalable software compartmentalization. However
these changes doesn't add any of the support for security enhancements.
This is mainly adding device tree support for Morello SDP.
The platform iteslf is shipped with ACPI firmware. However, since the
ACPI bindings for GPU, DPU, I2C, I2S,..etc are not well defined or not
provided in the shipped ACPI firmware, there is a need for the device
tree as alternative for the developers focusing on those features.
The CPU is called rainier, the architecture is Morello and the platform
is Morello SDP board. There is FVP equivalent of the same though they
are not completely in feature parity with the real hardware.
These changes provide the initial support for Morello SDP and FVP
platforms.
Apart from this, we have an update to add support for secondary cores
on Corstone1000 FVP platform.
-----BEGIN PGP SIGNATURE-----
iQIzBAABCAAdFiEEunHlEgbzHrJD3ZPhAEG6vDF+4pgFAmfG0LIACgkQAEG6vDF+
4phFpg/8D35cH6WWpfWWp0L3EILUVUcWRn0X0a4UJ7z2cl4UMn+cu7h2mzk6rT16
fCVj0Sjuek4AZgVpKT8+3A+GugRAIrmq1teRjfcu34yQFyGh/M95IhAs1ym0RQAN
r6Ox0dCjHJc78tQ6zstLElbkINnf9FtrXjmOCeu8nNOkWODupDuLwC/sROavHXSD
Yr6+ACCMBvfAIVQUFa1tC1YOvJH/+wKAjISVFJoB7hNG/VqLLEQNQ15HH/Gp97Vn
18oj5471GyIsKXiT2a3hnitDKfnRGnxLVRxSOEFGVR8n0D+HNphYQi11fi1CSkio
HI6WDa3m1QP7CGlIW7PD+qClT7djNLUjcQglIF4+SV3NZWotGRRN6Uk7Bq+G24cS
jFlXVy3iTfdGwvsnRU6S3WOdHTfjxOeJN6Bei9K262LUkCCl/t7M0q1EKu9twOY+
L0AZvk+g2kqm64KbxHxrHJYTE64ykpw6AnO1vXIM5xR1ov1/XVrzPTPfIIgI4Tb4
r99iIxhThXYe/bJ4yW4JKdW7CG6ZeyCVeIV1/MkhztlnsnR4O5EA8orEntQUdLOY
VB/bHwVWCwvpSGmc928cxVUbfHfq/wyEwYBnEmxclAHug8mcSCgPtH52fhB69VWS
uZAth1lqztgxS6kKN6TzeYvH2gxTeN5v+DWUgrktNOzIsAFTH4I=
=QVaZ
-----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
iQIzBAABCgAdFiEEiK/NIGsWEZVxh/FrYKtH/8kJUicFAmfJwy4ACgkQYKtH/8kJ
UifGKRAA3Ke0JZLQSnnaSxTMctu+1CqT14m+sZ4ohVmncRPpG6v2mBPIxqxm1ivC
X1fS2DJOO6/bASyhG9p05psW3zSyWNlsppiw3Sc5GtpuqBOPGbeTcA6WVT0TnMAy
KrAlmeisql+SBKBNGkv0XW58fAbqeYCR/hPthQoqgHpWMON8lBMQvnx+JiH7IzTH
/CYt1Fkqm0L1O4vz0lUfdjhdJ79eqvHpkvpdaNZK3mwPe49WVS4hTrgfJeq8B8Pp
Z0pqmXTIeVfrc1aSKCPoOLNys8vxhTjazXzfto7hCahlUWNWCoPpUryK7MA6qo5f
aOKP8AwsZhJ0tr4xf1u1kYYcjUDI7sYSTi9g/4oLuTjXTCnmXMIZWO5/fOBn574i
mx3UK7UD6n/PhNWzgSbJGzWtPzOcaMycvDKLbpuU2UT1YRVUegpoecPApicntt0a
IfBTEgWvLkpjgeP0AODqiuM26xWbfxdrd9iH9JIIwsoKnHO86/8QlNBqLB9+fHhZ
9FhAs48Y+C7B4DUOUIXHLD8TYD3zhIjM/sE+BJVGUQvtiFqBgfC9/rZNMMMwxsV5
jVnzSGbFO0RKSQOJr27lcydRICGaeINmEI+wKVJuQFutAtXf9p9jCbHi744Rz0no
QSnwB+5p+hZLb9tx+DkIakG/IwscvLbg86/WV3L/IjLV+imHVv4=
=Pf5p
-----END PGP SIGNATURE-----
Merge tag 'juno-updates-6.15' of https://git.kernel.org/pub/scm/linux/kernel/git/sudeep.holla/linux into soc/dt
Armv8 FVP/Vexpress/Juno updates for v6.15
The main and bulk of the addition this time is the support for the Arm
reference Morello System Development Platform (SDP).
The Morello architecture is an experimental extension to Armv8.2-A,
enhancing the AArch64 execution state with capabilities for fine-grained
memory protection and scalable software compartmentalization. However
these changes doesn't add any of the support for security enhancements.
This is mainly adding device tree support for Morello SDP.
The platform iteslf is shipped with ACPI firmware. However, since the
ACPI bindings for GPU, DPU, I2C, I2S,..etc are not well defined or not
provided in the shipped ACPI firmware, there is a need for the device
tree as alternative for the developers focusing on those features.
The CPU is called rainier, the architecture is Morello and the platform
is Morello SDP board. There is FVP equivalent of the same though they
are not completely in feature parity with the real hardware.
These changes provide the initial support for Morello SDP and FVP
platforms.
Apart from this, we have an update to add support for secondary cores
on Corstone1000 FVP platform.
* tag 'juno-updates-6.15' of https://git.kernel.org/pub/scm/linux/kernel/git/sudeep.holla/linux:
arm64: dts: corstone1000: Add definitions for secondary CPU cores
MAINTAINERS: Add Vincenzo Frascino as Arm Morello Maintainer
arm64: dts: morello: Add support for fvp dts
arm64: dts: morello: Add support for soc dts
arm64: dts: morello: Add support for common functionalities
dt-bindings: arm-pmu: Add support for ARM Rainier PMU
dt-bindings: arm: Add Rainier compatibility
dt-bindings: arm: Add Morello fvp compatibility
dt-bindings: arm: Add Morello compatibility
arm64: Kconfig: Update description for CONFIG_ARCH_VEXPRESS
Link: https://lore.kernel.org/r/20250304105856.432848-1-sudeep.holla@arm.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
- Add support for the second and third Ethernet interfaces on the Gray
Hawk Single development board,
- Add Image Signal Processor helper block (FCPVX and VSPX) support for
the R-Car V3U and V4M SoCs,
- Add Watchdog and System Controller support for the RZ/G3E SoC and
the RZ/G3E SMARC Carrier-II EVK development board,
- Add initial support for the Yuridenki-Shokai Kakip and MYIR Remi Pi
boards,
- Add support for the spare UART and PMOD serial ports on the RZ/G3S
SMARC Carrier II board,
- Add a CPU Operating Performance Points table for the RZ/G3S SoC,
- Add boot phase tags on R-Car Gen2/3/4 and RZ/G2 boards,
- Miscellaneous fixes and improvements.
-----BEGIN PGP SIGNATURE-----
iHUEABYKAB0WIQQ9qaHoIs/1I4cXmEiKwlD9ZEnxcAUCZ7iqoAAKCRCKwlD9ZEnx
cCeeAP4lfqvCdfETRHk60SxnQOWX2jROKkZHMugSlT+HgwDc2QD+MXTANw8KZDJh
QC1uLUCqKtCVZZYzuQkI2J+cCOTJAQc=
=hvhx
-----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
iQIzBAABCgAdFiEEiK/NIGsWEZVxh/FrYKtH/8kJUicFAmfJwjcACgkQYKtH/8kJ
Uifagg/9H7CXGNsApo3uhCGNjyZeRSAbpBa8eHtG5znsEZqwqidNK4H6LFqIpgSC
SMI05/lBtjnWURT7fgeqmW+0RAlD5bL4blR2E0xlSVzI5rVwfgi8iSvbmEzUmcOS
q4tA/60tU9hKDLR/cinD+Qyq43kG6+jLAWggNTIrbAQLQGvHK/1mHuFbwO+jbh+w
3+6SjObX72hNe+eA58X2vyivEvLyNjhLPvrBW738nlSDM0o8d0nW9d0eywb499g0
h4BmB7uHUIvsNgqe/xYrMacC83VcIvjZtWAddwp1nv9oG+Dd68IHnBZhfg1gdAk8
k+qczFIn6japTY8u/jHbM/IU4IRaZG5EWC2l0FcFi9NnurIH0VF1w+fN2Ward9FC
zMW1iypsqmVz7fahznYs7JYW+yXkAn7+oETqsfB1OmilWB9J9oyJ8TIR7OSU5bLZ
MepSXCB/CExRYWTIUPpBhOhcnHeeQh1tzkKbWrJ4y1O3Hg4b3cr/Rfv0C5gp5ytc
s+mJA2nXJHtgnOJ4F1sUrG2FxchTtViwooDhhTvuSCSnok1t6uQwHNak0d+bPUf2
rLk5ejleVHzBMG4IK3EtY3wOsYCDkYyGbEaFD4L193g7ecQChkDFwJx5vZv0m98W
lSxe6DuKFKbdB2Lc1kn+I1YijChRXuA/gtZY9AM8LxHZYGw0tSc=
=kd1w
-----END PGP SIGNATURE-----
Merge tag 'renesas-dts-for-v6.15-tag1' of https://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel into soc/dt
Renesas DTS updates for v6.15
- Add support for the second and third Ethernet interfaces on the Gray
Hawk Single development board,
- Add Image Signal Processor helper block (FCPVX and VSPX) support for
the R-Car V3U and V4M SoCs,
- Add Watchdog and System Controller support for the RZ/G3E SoC and
the RZ/G3E SMARC Carrier-II EVK development board,
- Add initial support for the Yuridenki-Shokai Kakip and MYIR Remi Pi
boards,
- Add support for the spare UART and PMOD serial ports on the RZ/G3S
SMARC Carrier II board,
- Add a CPU Operating Performance Points table for the RZ/G3S SoC,
- Add boot phase tags on R-Car Gen2/3/4 and RZ/G2 boards,
- Miscellaneous fixes and improvements.
* tag 'renesas-dts-for-v6.15-tag1' of https://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel: (34 commits)
ARM: dts: renesas: r9a06g032: Fix UART dma channel order
arm64: dts: renesas: rzg2: Add boot phase tags
arm64: dts: renesas: rcar: Add boot phase tags
ARM: dts: renesas: rcar-gen2: Add boot phase tags
arm64: dts: renesas: white-hawk-csi-dsi: Use names for CSI-2 data line orders
arm64: dts: renesas: ulcb/kf: Use TDM Split Mode for capture
arm64: dts: renesas: Add initial support for MYIR Remi Pi
arm64: dts: renesas: r9a08g045: Add OPP table
arm64: dts: renesas: r9a09g057: Enable SYS node
arm64: dts: renesas: r9a09g047: Add SYS node
arm64: dts: renesas: r9a08g045: Enable SYS node
arm64: dts: renesas: r8a779f0: Disable rswitch ports by default
arm64: dts: renesas: r9a08g045s33-smarc-pmod: Add overlay for SCIF1
arm64: dts: renesas: rzg3s-smarc: Enable SCIF3
arm64: dts: renesas: rzg3s-smarc-switches: Add a header to describe different switches
arm64: dts: renesas: r8a779g0: Restore sort order
arm64: dts: renesas: s4sk: Fix ethernet0 alias for rswitch
arm64: dts: renesas: spider-ethernet: Add ethernetN aliases for rswitch
arm64: dts: renesas: s4sk: Access rswitch ports via phandles
arm64: dts: renesas: spider-ethernet: Access rswitch ports via phandles
...
Link: https://lore.kernel.org/r/cover.1740156747.git.geert+renesas@glider.be
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
- Document support for the Yuridenki-Shokai Kakip (based on RZ/V2H)
and MYIR Remi Pi (based on RZ/G2L) boards,
- Document support for the RZ/G3E System Controller.
-----BEGIN PGP SIGNATURE-----
iHUEABYKAB0WIQQ9qaHoIs/1I4cXmEiKwlD9ZEnxcAUCZ7imoQAKCRCKwlD9ZEnx
cPn9AQD9JqhrtUsZ5UYZAGyfDc2uQBZ5Hf4IeGdqhrJ9lRs9KwD/bmi5bvOKXIvs
cePIceEYPP4i3BmEwUxvkfe/ydlRpAM=
=9m5J
-----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
iQIzBAABCgAdFiEEiK/NIGsWEZVxh/FrYKtH/8kJUicFAmfJwe4ACgkQYKtH/8kJ
UieoOw/+LMJpApENjQENe8zDT+t7q09vWRdBHP685ENpAFMWX5w2HXb9DUWZvhlx
Yg4gE1PQnv32jygOC3KFG0ZJ81aNQBIK4gpQZPDEO+eVkGoyUbdWMLyG455eAwsw
7umKc+kA2IfaMM69h3/MP/y3AtQrOF0YC7TW6VCUa04ycsWoy9HGIraloOdpQ9Zw
N4CvxKK5qV8JhBs/gu5MDcEsZC6wrFrrJc8bKB44VJkqx2y92HQI9wEDM2sNTq+O
PkEv9I236JF8V9DVZ0AvA72bOkuznKOoi/9PTpyrwF2GjhAXG/sVSgMMjzojqlRI
x2uLAYpo4Jn1ylFUK/tOwvlyOl/AeRk9D68UVheDBJIGhyBBhO4wABlAy9pU9VBl
PYYngAczIULbbqDxKV+2B1D+DjMfvxJLzdnt9/GNkfB1se2r7FhquXCJysOxVViA
uHGjIwfIchCYAXEFsEkpyzLv229IbAlvTuJVmJrUJtuREB6Cj9mK6dQTMGIC9CcU
pOyJUBCVcz5Rfca4MqFMFPcEzOmpKL3ExjFYFFn5+Ee5DamTJdSC/xUYjiGTlBBw
YELi9MLJBXzLp+o6GfywsRbqqSN9eDF5D5HC/A2ZbgQTzhIGcLjVNm4HNyutSQKs
nUrAfmS2SXKjO94vEBBIloGeQ5P16z/tsL044BvmNaZhwkxhzfY=
=rnqR
-----END PGP SIGNATURE-----
Merge tag 'renesas-dt-bindings-for-v6.15-tag1' of https://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel into soc/dt
Renesas DT binding updates for v6.15
- Document support for the Yuridenki-Shokai Kakip (based on RZ/V2H)
and MYIR Remi Pi (based on RZ/G2L) boards,
- Document support for the RZ/G3E System Controller.
* tag 'renesas-dt-bindings-for-v6.15-tag1' of https://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel:
dt-bindings: soc: renesas: Document MYIR Remi Pi board
dt-bindings: soc: renesas: Add RZ/G3E variant SYS binding
dt-bindings: soc: renesas: Document Yuridenki-Shokai Kakip board
dt-bindings: vendor-prefixes: Add Yuridenki-Shokai Co. Ltd.
dt-bindings: soc: renesas: Document more Renesas RZ/V2H SoC variants
Link: https://lore.kernel.org/r/cover.1740156745.git.geert+renesas@glider.be
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
- Assing the right NPE for EthA
- Fix up erroneous PCI mappings on WG302
- Add LEDs and keys on GPIO to WG302
-----BEGIN PGP SIGNATURE-----
iQIzBAABCAAdFiEElDRnuGcz/wPCXQWMQRCzN7AZXXMFAmetJ4kACgkQQRCzN7AZ
XXMR0A//doVMhUidHgrzSOwhZLUpe+/CqJuDFz8vgP8Kn+Xr44v2PHDQ1aTWe6CC
yCsjJMAoSox/4Vcbac5ECD1mzO5wmQvW9QGnAqvbVwJrHGYtimKtEy70xx+0EUcH
DuyoFy5A1du1/M9t0KqhexOlvp+2bR9YTeZvHlAU9O3OrYGWmc+4hv4teDL9qE6M
Ih2QuMmH6lvAK/OBa9isD27c9Wp1VGCLb55NBf7+YvBwa+/rr61Iab5aBfWK0bK0
HTyX4SSkHN7d+uXgUiw3IG8eb9K13ZiZX6wVFnVOujZQNipd2TQlZcvb9hEU6hbX
r8Q25/NH0gJghZtAasoRNeiWrXgGSAttoIiBMEFOyX8gwYsBXNr8+JJJz2hgwRVl
CRTOE0sU/a22HcWDfMF2gJ3NMZUeE9aK6OxBRsLnNChRlwHQ4io6DzRZps5Ot2VV
JmUbBl4vqsbtSaroHMrS6aN8yu+eEVOiECF7y4qAd8BqijLA+ymh/ISRmWMgmUzl
7B59zEmhM+YSmpz303n5SasWo9EVN7VJUKkkriCZOaL1Xz9t9XuY1ej1dgonhjGv
y5ovuTerxT6Id6CRcQiFRGY6OHz+r4JjvhyPzGVB1SdC/P3CwRIind/EFDGxmozG
0VK1Ya5Wk4vIxT9R3Gwn5bjbl64+YHDFszmbucFbJZBPI4j+UIs=
=njTo
-----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
iQIzBAABCgAdFiEEiK/NIGsWEZVxh/FrYKtH/8kJUicFAmfJwboACgkQYKtH/8kJ
Uidb2w//T56YJg7WtcJQveJkcs3jmNgRa5PWOCLYveR/V045xWpCF6lWvXqf6fJe
GerltqeVkmRXxTZjbmOYVtdplzYNW6FCo6iBA+CAJ90ZmPpS9Rhy4ywly39rHk2z
uGE52Amz8Btv2G2udFHVJuKvqkWULRAvIbzoQanp9S88hLuCQN/l5ifhZWxSD0gW
XLEpc2K5Fth8Ii9L1Dg4uyBa6uJh3Cjpb+RZmomtWGBJsbjqjkK2gYG+WiNJAVUY
DSP8bcUX7s8i5lifPJU9w6hXIdkuF/16GFurwTLAPUvmnDHDPr3FSq/TOklaYqCR
y0i7D/q8zd0loxPSIMdHlsGcD0wvpmhrAlpAxozHrWTk8C2WdCNBoPenMaaEFkYW
yf+agShcgGMkHDWpllF0gNWuhsJhb2C+709vnP8R6i9YbLzuLLn5h8hbKtp7/mfs
7LqPtsdVFiB3VG4aGWjXzw3fTxPPUAaV6zDLFOdOV0ni1TtLafQ8oFl9wX8j20kK
87m/igQ630WnXcluQ7W6HdbvfQVu99/urdek2CobprkmgUr9B/DJTxZ0jOlZGAR6
GxrIJL1av9pY0ei4bi5/Y654rEpHydxqlSIcc3VLH+Ne7fOccsZSAA7jtNfG9FWA
keYujqEXMTOWJN7C0pN3DhSXBOdVDUyTTA5CWb4veA2rfkullbM=
=QAYE
-----END PGP SIGNATURE-----
Merge tag 'ixp4xx-dts-soc-for-v6.15' of https://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-integrator into soc/dt
Some minor IXP4xx updates for v6.15:
- Assing the right NPE for EthA
- Fix up erroneous PCI mappings on WG302
- Add LEDs and keys on GPIO to WG302
* tag 'ixp4xx-dts-soc-for-v6.15' of https://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-integrator:
ARM: dts: ixp4xx: Add Netgear WG302 v1 GPIOs
ARM: dts: ixp4xx: Fix up PCI on WG302
ARM: dts: Properly assign NPE to ethA
Link: https://lore.kernel.org/r/CACRpkdbi_A_RCufEZSk0cEoQ_H-s0VLGUzJ9zPQECSvsUP7-dQ@mail.gmail.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
MNT Reform 2 is an open source laptop with replaceable CPU modules,
including a version with the RK3588-based MNT RCORE[1], which is based
on Firefly's iCore-3588Q SoM:
- Rockchip RK3588
- Quad A76 and Quad A55 CPU
- 6 TOPS NPU
- up to 32GB LPDDR4x RAM
- SD Card slot
- Gigabit ethernet port
- HDMI port
- 2x mPCIe ports for WiFi or NVMe
- 3x USB 3.0 Type-A HOST port
[1] https://shop.mntre.com/products/mnt-reform
Co-developed-by: "Lukas F. Hartmann" <lukas@mntre.com>
Signed-off-by: "Lukas F. Hartmann" <lukas@mntre.com>
Signed-off-by: Patrick Wildt <patrick@blueri.se>
Link: https://lore.kernel.org/r/Z8S6uDM634KJuyKP@windev.fritz.box
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
Document board compatible bindings for the MNT Reform 2 with it's RCORE
SoM, which is based on Firefly's iCore-3588Q.
Signed-off-by: Patrick Wildt <patrick@blueri.se>
Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Link: https://lore.kernel.org/r/Z8S5SHqUqKYiT6Wd@windev.fritz.box
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
Add compatible string for VPU GRF found on RK3528 SoC.
Signed-off-by: Yao Zi <ziyao@disroot.org>
Acked-by: "Rob Herring (Arm)" <robh@kernel.org>
Link: https://lore.kernel.org/r/20250305194217.47052-3-ziyao@disroot.org
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
Add compatible string for VO GRF found on RK3528 SoC.
Signed-off-by: Yao Zi <ziyao@disroot.org>
Acked-by: "Rob Herring (Arm)" <robh@kernel.org>
Link: https://lore.kernel.org/r/20250305194217.47052-2-ziyao@disroot.org
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
The Radxa 8 HD touchscreen can be used with various Radxa board
and is sold appart from the Radxa NIO 12L development kit.
Add a DTS overlay for this panel.
Signed-off-by: Julien Massot <julien.massot@collabora.com>
Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Link: https://lore.kernel.org/r/20250304-radxa-panel-overlay-v2-2-3ee6797d3f86@collabora.com
Signed-off-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
This board can use a MIPI-DSI panel on the DSI0 connector: in
preparation for adding an overlay for the Radxa Display 8HD,
add the backlight, and some definitions for pins available
through the DSI0 port.
Signed-off-by: Julien Massot <julien.massot@collabora.com>
Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Link: https://lore.kernel.org/r/20250304-radxa-panel-overlay-v2-1-3ee6797d3f86@collabora.com
Signed-off-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
The signal from the dual digital microphones connected to the DMIC_BE
takes 30ms to settle after being enabled. Add a dmic-codec with
corresponding wakeup-delay-ms to prevent an initial "pop" sound when
recording with the microphones.
Co-developed-by: Zoran Zhan <zoran.zhan@mediatek.com>
Signed-off-by: Zoran Zhan <zoran.zhan@mediatek.com>
Signed-off-by: Nícolas F. R. A. Prado <nfraprado@collabora.com>
Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Link: https://lore.kernel.org/r/20250225-genio700-dmic-v2-8-3076f5b50ef7@collabora.com
[Angelo: Resolved merge conflicts]
Signed-off-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Add necessary routes for the onboard dual DMIC present on the Genio
700/510 EVK. The dmic is supplied by micbias0 and micbias2, and inputs
into the MT8188 DMIC DAI.
Co-developed-by: parkeryang <Parker.Yang@mediatek.com>
Signed-off-by: parkeryang <Parker.Yang@mediatek.com>
Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Signed-off-by: Nícolas F. R. A. Prado <nfraprado@collabora.com>
Link: https://lore.kernel.org/r/20250225-genio700-dmic-v2-6-3076f5b50ef7@collabora.com
Signed-off-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
This board can use a MIPI-DSI panel on the DSI0 connector: in
preparation for adding an overlay for the Radxa Display 8HD,
add a pipeline connecting VDOSYS0 components to DSI0.
This pipeline remains disabled by default, as it is expected
to be enabled only by a devicetree overlay that declares the
actual DSI panel node, completing the graph.
Link: https://lore.kernel.org/r/20250213112008.56394-4-angelogioacchino.delregno@collabora.com
Signed-off-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
The base SoC devicetree now defines a display controller graph:
connect the board specific outputs (eDP internal display, DP
external display) to fully migrate Cherry and make it finally
possible to make Chromebooks and other board types to coexist
without per-board driver modifications.
Link: https://lore.kernel.org/r/20250213112008.56394-3-angelogioacchino.delregno@collabora.com
Signed-off-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
The display related IPs in MT8195 are flexible and support being
interconnected with different instances of DDP IPs and/or with
different DDP IPs, forming a full Display Data Path that ends
with an actual display output, which is board specific.
Add a common graph in the main mt8195.dtsi devicetree, which is
shared between all of the currently supported boards.
All boards featuring any display functionality will extend this
common graph to hook the display controller of the SoC to their
specific output port(s).
Link: https://lore.kernel.org/r/20250213112008.56394-2-angelogioacchino.delregno@collabora.com
Signed-off-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Fix the following warning for clock-controller node:
DTC [C] arch/arm64/boot/dts/airoha/en7581-evb.dtb
arch/arm64/boot/dts/airoha/en7581.dtsi:176.37-181.5: Warning (simple_bus_reg): /soc/clock-controller@1fa20000: simple-bus unit address format error, expected "1fb00000"
Fixes: 7693017580 ("arm64: dts: airoha: en7581: Add Clock Controller node")
Signed-off-by: Lorenzo Bianconi <lorenzo@kernel.org>
Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Link: https://lore.kernel.org/r/20250221-en7581-dts-spi-pinctrl-v3-2-4719e2d01555@kernel.org
Signed-off-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
